arm64: dts: renesas: spider-cpu: Enable SCIF0 on second connector
The schematics label it as SCIF0 debug port. Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Link: https://lore.kernel.org/r/20220614193005.2652-1-wsa+renesas@sang-engineering.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
parent
4075314425
commit
1614c8624a
2 changed files with 14 additions and 0 deletions
|
@ -60,6 +60,11 @@
|
||||||
function = "scif3";
|
function = "scif3";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
scif0_pins: scif0 {
|
||||||
|
groups = "scif0_data", "scif0_ctrl";
|
||||||
|
function = "scif0";
|
||||||
|
};
|
||||||
|
|
||||||
scif_clk_pins: scif_clk {
|
scif_clk_pins: scif_clk {
|
||||||
groups = "scif_clk";
|
groups = "scif_clk";
|
||||||
function = "scif_clk";
|
function = "scif_clk";
|
||||||
|
@ -79,6 +84,14 @@
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&scif0 {
|
||||||
|
pinctrl-0 = <&scif0_pins>;
|
||||||
|
pinctrl-names = "default";
|
||||||
|
|
||||||
|
uart-has-rtscts;
|
||||||
|
status = "okay";
|
||||||
|
};
|
||||||
|
|
||||||
&scif_clk {
|
&scif_clk {
|
||||||
clock-frequency = <24000000>;
|
clock-frequency = <24000000>;
|
||||||
};
|
};
|
||||||
|
|
|
@ -15,6 +15,7 @@
|
||||||
|
|
||||||
aliases {
|
aliases {
|
||||||
serial0 = &scif3;
|
serial0 = &scif3;
|
||||||
|
serial1 = &scif0;
|
||||||
};
|
};
|
||||||
|
|
||||||
chosen {
|
chosen {
|
||||||
|
|
Loading…
Add table
Reference in a new issue