niansa-misc/linux
1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
Code Issues Projects Releases Packages Wiki Activity

drm/i915/dg2: add SNPS PHY translations for UHBR link rates

Browse source 
UHBR link rates use different tx equalization settings. Using this will
require changes in the link training code too.

Bspec: 53920
Cc: Manasi Navare <manasi.d.navare@intel.com>
Cc: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20210813115151.19290-3-jani.nikula@intel.com
This commit is contained in:
Jani Nikula 2021-08-13 14:51:51 +03:00
parent 3b4da8315a
commit 2817efaeb6
1 changed files with 28 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

27
drivers/gpu/drm/i915/display/intel_ddi_buf_trans.c
View file

@ -1002,6 +1002,30 @@ static const struct intel_ddi_buf_trans dg2_snps_translations = {
.hdmi_default_entry = ARRAY_SIZE(_dg2_snps_translations) - 1, .hdmi_default_entry = ARRAY_SIZE(_dg2_snps_translations) - 1,
}; };
static const union intel_ddi_buf_trans_entry _dg2_snps_translations_uhbr[] = {
{ .snps = { 62, 0, 0 } }, /* preset 0 */
{ .snps = { 56, 0, 6 } }, /* preset 1 */
{ .snps = { 51, 0, 11 } }, /* preset 2 */
{ .snps = { 48, 0, 14 } }, /* preset 3 */
{ .snps = { 43, 0, 19 } }, /* preset 4 */
{ .snps = { 59, 3, 0 } }, /* preset 5 */
{ .snps = { 53, 3, 6 } }, /* preset 6 */
{ .snps = { 49, 3, 10 } }, /* preset 7 */
{ .snps = { 45, 3, 14 } }, /* preset 8 */
{ .snps = { 42, 3, 17 } }, /* preset 9 */
{ .snps = { 56, 6, 0 } }, /* preset 10 */
{ .snps = { 50, 6, 6 } }, /* preset 11 */
{ .snps = { 47, 6, 9 } }, /* preset 12 */
{ .snps = { 42, 6, 14 } }, /* preset 13 */
{ .snps = { 46, 8, 8 } }, /* preset 14 */
{ .snps = { 56, 3, 3 } }, /* preset 15 */
};
static const struct intel_ddi_buf_trans dg2_snps_translations_uhbr = {
.entries = _dg2_snps_translations_uhbr,
.num_entries = ARRAY_SIZE(_dg2_snps_translations_uhbr),
};
bool is_hobl_buf_trans(const struct intel_ddi_buf_trans *table) bool is_hobl_buf_trans(const struct intel_ddi_buf_trans *table)
{ {
return table == &tgl_combo_phy_ddi_translations_edp_hbr2_hobl; return table == &tgl_combo_phy_ddi_translations_edp_hbr2_hobl;
@ -1587,6 +1611,9 @@ dg2_get_snps_buf_trans(struct intel_encoder *encoder,
const struct intel_crtc_state *crtc_state, const struct intel_crtc_state *crtc_state,
int *n_entries) int *n_entries)
{ {
if (crtc_state->port_clock > 1000000)
return intel_get_buf_trans(&dg2_snps_translations_uhbr, n_entries);
else
return intel_get_buf_trans(&dg2_snps_translations, n_entries); return intel_get_buf_trans(&dg2_snps_translations, n_entries);
} }