niansa-misc/linux
1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
Code Issues Projects Releases Packages Wiki Activity

PCI: j721e: Add support to provide refclk to PCIe connector

Browse source 
Add support to provide refclk to PCIe connector.

Link: https://lore.kernel.org/r/20210308063550.6227-5-kishon@ti.com
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
This commit is contained in:
Kishon Vijay Abraham I 2021-03-08 12:05:50 +05:30 • committed by Lorenzo Pieralisi
parent 6b7d5394c2
commit 49e0efdce7
1 changed files with 21 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

22
drivers/pci/controller/cadence/pci-j721e.c
View file

@ -6,6 +6,7 @@
* Author: Kishon Vijay Abraham I <kishon@ti.com> * Author: Kishon Vijay Abraham I <kishon@ti.com>
*/ */
#include <linux/clk.h>
#include <linux/delay.h> #include <linux/delay.h>
#include <linux/gpio/consumer.h> #include <linux/gpio/consumer.h>
#include <linux/io.h> #include <linux/io.h>
@ -50,6 +51,7 @@ enum link_status {
struct j721e_pcie { struct j721e_pcie {
struct device *dev; struct device *dev;
struct clk *refclk;
u32 mode; u32 mode;
u32 num_lanes; u32 num_lanes;
struct cdns_pcie *cdns_pcie; struct cdns_pcie *cdns_pcie;
@ -312,6 +314,7 @@ static int j721e_pcie_probe(struct platform_device *pdev)
struct cdns_pcie_ep *ep; struct cdns_pcie_ep *ep;
struct gpio_desc *gpiod; struct gpio_desc *gpiod;
void __iomem *base; void __iomem *base;
struct clk *clk;
u32 num_lanes; u32 num_lanes;
u32 mode; u32 mode;
int ret; int ret;
@ -411,6 +414,20 @@ static int j721e_pcie_probe(struct platform_device *pdev)
goto err_get_sync; goto err_get_sync;
} }
clk = devm_clk_get_optional(dev, "pcie_refclk");
if (IS_ERR(clk)) {
ret = PTR_ERR(clk);
dev_err(dev, "failed to get pcie_refclk\n");
goto err_pcie_setup;
}
ret = clk_prepare_enable(clk);
if (ret) {
dev_err(dev, "failed to enable pcie_refclk\n");
goto err_get_sync;
}
pcie->refclk = clk;
/* /*
* "Power Sequencing and Reset Signal Timings" table in * "Power Sequencing and Reset Signal Timings" table in
* PCI EXPRESS CARD ELECTROMECHANICAL SPECIFICATION, REV. 3.0 * PCI EXPRESS CARD ELECTROMECHANICAL SPECIFICATION, REV. 3.0
@ -425,8 +442,10 @@ static int j721e_pcie_probe(struct platform_device *pdev)
} }
ret = cdns_pcie_host_setup(rc); ret = cdns_pcie_host_setup(rc);
if (ret < 0) if (ret < 0) {
clk_disable_unprepare(pcie->refclk);
goto err_pcie_setup; goto err_pcie_setup;
}
break; break;
case PCI_MODE_EP: case PCI_MODE_EP:
@ -479,6 +498,7 @@ static int j721e_pcie_remove(struct platform_device *pdev)
struct cdns_pcie *cdns_pcie = pcie->cdns_pcie; struct cdns_pcie *cdns_pcie = pcie->cdns_pcie;
struct device *dev = &pdev->dev; struct device *dev = &pdev->dev;
clk_disable_unprepare(pcie->refclk);
cdns_pcie_disable_phy(cdns_pcie); cdns_pcie_disable_phy(cdns_pcie);
pm_runtime_put(dev); pm_runtime_put(dev);
pm_runtime_disable(dev); pm_runtime_disable(dev);