1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00

dt-bindings: timer: renesas,cmt: Add r8a779f0 and generic Gen4 CMT support

Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20220713100603.3391-2-wsa+renesas@sang-engineering.com
Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
This commit is contained in:
Wolfram Sang 2022-07-13 12:06:01 +02:00 committed by Daniel Lezcano
parent 278150b215
commit 525b296185

View file

@ -83,6 +83,11 @@ properties:
- renesas,r8a779a0-cmt0 # 32-bit CMT0 on R-Car V3U - renesas,r8a779a0-cmt0 # 32-bit CMT0 on R-Car V3U
- const: renesas,rcar-gen3-cmt0 # 32-bit CMT0 on R-Car Gen3 and RZ/G2 - const: renesas,rcar-gen3-cmt0 # 32-bit CMT0 on R-Car Gen3 and RZ/G2
- items:
- enum:
- renesas,r8a779f0-cmt0 # 32-bit CMT0 on R-Car S4-8
- const: renesas,rcar-gen4-cmt0 # 32-bit CMT0 on R-Car Gen4
- items: - items:
- enum: - enum:
- renesas,r8a774a1-cmt1 # 48-bit CMT on RZ/G2M - renesas,r8a774a1-cmt1 # 48-bit CMT on RZ/G2M
@ -100,6 +105,11 @@ properties:
- renesas,r8a779a0-cmt1 # 48-bit CMT on R-Car V3U - renesas,r8a779a0-cmt1 # 48-bit CMT on R-Car V3U
- const: renesas,rcar-gen3-cmt1 # 48-bit CMT on R-Car Gen3 and RZ/G2 - const: renesas,rcar-gen3-cmt1 # 48-bit CMT on R-Car Gen3 and RZ/G2
- items:
- enum:
- renesas,r8a779f0-cmt1 # 48-bit CMT on R-Car S4-8
- const: renesas,rcar-gen4-cmt1 # 48-bit CMT on R-Car Gen4
reg: reg:
maxItems: 1 maxItems: 1