arm64: dts: qcom: sc7280: Fix 'interrupt-map' parent address cells
Update interrupt-map parent address cells for sc7280
Similar to existing Qcom SoCs.
Fixes: 92e0ee9f8
("arm64: dts: qcom: sc7280: Add PCIe and PHY related nodes")
Signed-off-by: Prasad Malisetty <pmaliset@codeaurora.org>
Reviewed-by: Stephen Boyd <swboyd@chromium.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/1637060508-30375-4-git-send-email-pmaliset@codeaurora.org
This commit is contained in:
parent
bd7d507935
commit
66b7881330
1 changed files with 4 additions and 4 deletions
|
@ -1598,10 +1598,10 @@
|
|||
interrupt-names = "msi";
|
||||
#interrupt-cells = <1>;
|
||||
interrupt-map-mask = <0 0 0 0x7>;
|
||||
interrupt-map = <0 0 0 1 &intc 0 434 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 0 0 2 &intc 0 435 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 0 0 3 &intc 0 438 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 0 0 4 &intc 0 439 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-map = <0 0 0 1 &intc 0 0 0 434 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 0 0 2 &intc 0 0 0 435 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 0 0 3 &intc 0 0 0 438 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 0 0 4 &intc 0 0 0 439 IRQ_TYPE_LEVEL_HIGH>;
|
||||
|
||||
clocks = <&gcc GCC_PCIE_1_PIPE_CLK>,
|
||||
<&gcc GCC_PCIE_1_PIPE_CLK_SRC>,
|
||||
|
|
Loading…
Add table
Reference in a new issue