niansa-misc/linux
1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
Code Issues Projects Releases Packages Wiki Activity

riscv/cmpxchg: Implement xchg for variables of size 1 and 2

Browse source 
xchg for variables of size 1-byte and 2-bytes is not yet available for
riscv, even though its present in other architectures such as arm64 and
x86. This could lead to not being able to implement some locking mechanisms
or requiring some rework to make it work properly.

Implement 1-byte and 2-bytes xchg in order to achieve parity with other
architectures.

Signed-off-by: Leonardo Bras <leobras@redhat.com>
Tested-by: Guo Ren <guoren@kernel.org>
Link: https://lore.kernel.org/r/20240103163203.72768-7-leobras@redhat.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
This commit is contained in:
Leonardo Bras 2024-01-03 13:32:03 -03:00 • committed by Palmer Dabbelt
parent 54280ca646
commit a8ed2b7a2c
No known key found for this signature in database
GPG key ID: 2E1319F35FBB1889
1 changed files with 31 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

31
arch/riscv/include/asm/cmpxchg.h
View file

@ -11,6 +11,31 @@
#include <asm/barrier.h> #include <asm/barrier.h>
#include <asm/fence.h> #include <asm/fence.h>
#define __arch_xchg_masked(prepend, append, r, p, n) \
({ \
u32 *__ptr32b = (u32 *)((ulong)(p) & ~0x3); \
ulong __s = ((ulong)(p) & (0x4 - sizeof(*p))) * BITS_PER_BYTE; \
ulong __mask = GENMASK(((sizeof(*p)) * BITS_PER_BYTE) - 1, 0) \
<< __s; \
ulong __newx = (ulong)(n) << __s; \
ulong __retx; \
ulong __rc; \
\
__asm__ __volatile__ ( \
prepend \
"0: lr.w %0, %2\n" \
" and %1, %0, %z4\n" \
" or %1, %1, %z3\n" \
" sc.w %1, %1, %2\n" \
" bnez %1, 0b\n" \
append \
: "=&r" (__retx), "=&r" (__rc), "+A" (*(__ptr32b)) \
: "rJ" (__newx), "rJ" (~__mask) \
: "memory"); \
\
r = (__typeof__(*(p)))((__retx & __mask) >> __s); \
})
#define __arch_xchg(sfx, prepend, append, r, p, n) \ #define __arch_xchg(sfx, prepend, append, r, p, n) \
({ \ ({ \
__asm__ __volatile__ ( \ __asm__ __volatile__ ( \
@ -27,7 +52,13 @@
__typeof__(ptr) __ptr = (ptr); \ __typeof__(ptr) __ptr = (ptr); \
__typeof__(*(__ptr)) __new = (new); \ __typeof__(*(__ptr)) __new = (new); \
__typeof__(*(__ptr)) __ret; \ __typeof__(*(__ptr)) __ret; \
\
switch (sizeof(*__ptr)) { \ switch (sizeof(*__ptr)) { \
case 1: \
case 2: \
__arch_xchg_masked(prepend, append, \
__ret, __ptr, __new); \
break; \
case 4: \ case 4: \
__arch_xchg(".w" sfx, prepend, append, \ __arch_xchg(".w" sfx, prepend, append, \
__ret, __ptr, __new); \ __ret, __ptr, __new); \