niansa-misc/linux
1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
Code Issues Projects Releases Packages Wiki Activity

riscv: dts: starfive: jh7110: add dma controller node

Browse source 
Add the dma controller node for the Starfive JH7110 SoC.

Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com>
Signed-off-by: Walker Chen <walker.chen@starfivetech.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
This commit is contained in:
Walker Chen 2023-07-24 14:51:57 +08:00 • committed by Conor Dooley
parent 74fb20c8f0
commit ac73c09716
1 changed files with 18 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

18
arch/riscv/boot/dts/starfive/jh7110.dtsi
View file

@ -843,6 +843,24 @@
status = "disabled";
};
dma: dma-controller@16050000 {
compatible = "starfive,jh7110-axi-dma";
reg = <0x0 0x16050000 0x0 0x10000>;
clocks = <&stgcrg JH7110_STGCLK_DMA1P_AXI>,
<&stgcrg JH7110_STGCLK_DMA1P_AHB>;
clock-names = "core-clk", "cfgr-clk";
resets = <&stgcrg JH7110_STGRST_DMA1P_AXI>,
<&stgcrg JH7110_STGRST_DMA1P_AHB>;
interrupts = <73>;
#dma-cells = <1>;
dma-channels = <4>;
snps,dma-masters = <1>;
snps,data-width = <3>;
snps,block-size = <65536 65536 65536 65536>;
snps,priority = <0 1 2 3>;
snps,axi-max-burst-len = <16>;
};
aoncrg: clock-controller@17000000 {
compatible = "starfive,jh7110-aoncrg";
reg = <0x0 0x17000000 0x0 0x10000>;