niansa-misc/linux
1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
Code Issues Projects Releases Packages Wiki Activity

docs: arch/x86/sva: Fix two grammar errors under Background and FAQ

Browse source 
- Correct "in order" to "in order to"
- Append missing quantifier

Signed-off-by: Brian Ochoa <brianeochoa@gmail.com>
Signed-off-by: Ingo Molnar <mingo@kernel.org>
Link: https://lore.kernel.org/r/20250219150920.445802-1-brianeochoa@gmail.com
This commit is contained in:
Brian Ochoa 2025-02-19 10:09:20 -05:00 • committed by Ingo Molnar
parent 5171207284
commit c9876cdb3a
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
Documentation/arch/x86/sva.rst
View file

@ -25,7 +25,7 @@ to cache translations for virtual addresses. The IOMMU driver uses the
mmu_notifier() support to keep the device TLB cache and the CPU cache in mmu_notifier() support to keep the device TLB cache and the CPU cache in
sync. When an ATS lookup fails for a virtual address, the device should sync. When an ATS lookup fails for a virtual address, the device should
use the PRI in order to request the virtual address to be paged into the use the PRI in order to request the virtual address to be paged into the
CPU page tables. The device must use ATS again in order the fetch the CPU page tables. The device must use ATS again in order to fetch the
translation before use. translation before use.
Shared Hardware Workqueues Shared Hardware Workqueues
@ -216,7 +216,7 @@ submitting work and processing completions.
Single Root I/O Virtualization (SR-IOV) focuses on providing independent Single Root I/O Virtualization (SR-IOV) focuses on providing independent
hardware interfaces for virtualizing hardware. Hence, it's required to be hardware interfaces for virtualizing hardware. Hence, it's required to be
almost fully functional interface to software supporting the traditional an almost fully functional interface to software supporting the traditional
BARs, space for interrupts via MSI-X, its own register layout. BARs, space for interrupts via MSI-X, its own register layout.
Virtual Functions (VFs) are assisted by the Physical Function (PF) Virtual Functions (VFs) are assisted by the Physical Function (PF)
driver. driver.