niansa-misc/linux
1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
Code Issues Projects Releases Packages Wiki Activity

alpha: fix spelling mistakes

Browse source 
Fix some spelling mistakes in comments:
delarations ==> declarations
softare ==> software
suffiently ==> sufficiently
requred ==> required
unaliged ==> unaligned

Signed-off-by: gushengxian <gushengxian@yulong.com>
Signed-off-by: Matt Turner <mattst88@gmail.com>
This commit is contained in:
gushengxian 2021-07-02 05:48:12 -07:00 • committed by Matt Turner
parent 3e0c6d15ad
commit fc520525c1
5 changed files with 6 additions and 6 deletions

2
arch/alpha/boot/misc.c
View file

@ -30,7 +30,7 @@ extern long srm_printk(const char *, ...)
__attribute__ ((format (printf, 1, 2))); __attribute__ ((format (printf, 1, 2)));
/* /*
* gzip delarations * gzip declarations
*/ */
#define OF(args) args #define OF(args) args
#define STATIC static #define STATIC static

4
arch/alpha/kernel/osf_sys.c
View file

@ -834,7 +834,7 @@ SYSCALL_DEFINE5(osf_setsysinfo, unsigned long, op, void __user *, buffer,
return -EFAULT; return -EFAULT;
state = &current_thread_info()->ieee_state; state = &current_thread_info()->ieee_state;
/* Update softare trap enable bits. */ /* Update software trap enable bits. */
*state = (*state & ~IEEE_SW_MASK) | (swcr & IEEE_SW_MASK); *state = (*state & ~IEEE_SW_MASK) | (swcr & IEEE_SW_MASK);
/* Update the real fpcr. */ /* Update the real fpcr. */
@ -854,7 +854,7 @@ SYSCALL_DEFINE5(osf_setsysinfo, unsigned long, op, void __user *, buffer,
state = &current_thread_info()->ieee_state; state = &current_thread_info()->ieee_state;
exc &= IEEE_STATUS_MASK; exc &= IEEE_STATUS_MASK;
/* Update softare trap enable bits. */ /* Update software trap enable bits. */
swcr = (*state & IEEE_SW_MASK) | exc; swcr = (*state & IEEE_SW_MASK) | exc;
*state |= exc; *state |= exc;

2
arch/alpha/kernel/perf_event.c
View file

@ -574,7 +574,7 @@ static void alpha_pmu_start(struct perf_event *event, int flags)
* Check that CPU performance counters are supported. * Check that CPU performance counters are supported.
* - currently support EV67 and later CPUs. * - currently support EV67 and later CPUs.
* - actually some later revisions of the EV6 have the same PMC model as the * - actually some later revisions of the EV6 have the same PMC model as the
* EV67 but we don't do suffiently deep CPU detection to detect them. * EV67 but we don't do sufficiently deep CPU detection to detect them.
* Bad luck to the very few people who might have one, I guess. * Bad luck to the very few people who might have one, I guess.
*/ */
static int supported_cpu(void) static int supported_cpu(void)

2
arch/alpha/kernel/sys_nautilus.c
View file

@ -212,7 +212,7 @@ nautilus_init_pci(void)
/* Use default IO. */ /* Use default IO. */
pci_add_resource(&bridge->windows, &ioport_resource); pci_add_resource(&bridge->windows, &ioport_resource);
/* Irongate PCI memory aperture, calculate requred size before /* Irongate PCI memory aperture, calculate required size before
setting it up. */ setting it up. */
pci_add_resource(&bridge->windows, &irongate_mem); pci_add_resource(&bridge->windows, &irongate_mem);

2
arch/alpha/kernel/traps.c
View file

@ -730,7 +730,7 @@ do_entUnaUser(void __user * va, unsigned long opcode,
long error; long error;
/* Check the UAC bits to decide what the user wants us to do /* Check the UAC bits to decide what the user wants us to do
with the unaliged access. */ with the unaligned access. */
if (!(current_thread_info()->status & TS_UAC_NOPRINT)) { if (!(current_thread_info()->status & TS_UAC_NOPRINT)) {
if (__ratelimit(&ratelimit)) { if (__ratelimit(&ratelimit)) {