Arindam Nath 03ea364c8e drm/amd/display: fix resume hang because of DP short pulse ... There is a hard hang observed during resume from S3 when the system receives a DP short pulse interrupt. This is because there are two code paths contending for GPIO access for AUX channel transactions. One such path is through amdgpu_dm_display_resume() function which is invoked from the regular system resume code path. The other path is through handle_hpd_rx_irq(), which is invoked in response to system receiving DP short pulse interrupt. handle_hpd_rx_irq() guards against conflicting GPIO access using hpd_lock, but the GPIO access from amdgpu_dm_display_resume() remains unguarded. This patch makes sure we use hpd_lock inside amdgpu_dm_display_resume() to avoid race conditions for GPIO access. Signed-off-by: Arindam Nath <arindam.nath@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2017-09-26 18:06:47 -04:00
..
amdgpu_dm.c	drm/amd/display: fix resume hang because of DP short pulse	2017-09-26 18:06:47 -04:00
amdgpu_dm.h	drm/amd/display: Switch to DRM helpers in s3.	2017-09-26 17:18:36 -04:00
amdgpu_dm_helpers.c	drm/amd/display: Refactor edid read.	2017-09-26 17:22:17 -04:00
amdgpu_dm_irq.c	drm/amd/display: Fix s3 hang on resume.	2017-09-26 17:22:35 -04:00
amdgpu_dm_irq.h	drm/amd/display: Fix s3 hang on resume.	2017-09-26 17:22:35 -04:00
amdgpu_dm_mst_types.c	drm/amd/display: Refactor edid read.	2017-09-26 17:22:17 -04:00
amdgpu_dm_mst_types.h	drm/amd/display: Refactor edid read.	2017-09-26 17:22:17 -04:00
amdgpu_dm_services.c	drm/amd/display: Remove DCE12 guards	2017-09-26 17:19:36 -04:00
amdgpu_dm_types.c	drm/amd/display: make dc_commit_surfaces_to_stream() re-entrant	2017-09-26 18:06:30 -04:00
amdgpu_dm_types.h	drm/amd/display: get_atomic_property missing for drm_connector_funcs	2017-09-26 17:22:51 -04:00
Makefile	drm/amd/dc: Add dc display driver (v2)	2017-09-26 17:01:32 -04:00