f0ada00a9b
The QCS8300 GPU clock controller is a derivative of SA8775P, but has few additional clocks and minor differences. Hence, reuse gpucc bindings of SA8775P and add additional clocks required for QCS8300. Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Imran Shaik <quic_imrashai@quicinc.com> Link: https://lore.kernel.org/r/20250109-qcs8300-mm-patches-new-v4-1-63e8ac268b02@quicinc.com Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
96 lines
2.5 KiB
YAML
96 lines
2.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,gpucc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Graphics Clock & Reset Controller
|
|
|
|
maintainers:
|
|
- Taniya Das <quic_tdas@quicinc.com>
|
|
- Imran Shaik <quic_imrashai@quicinc.com>
|
|
|
|
description: |
|
|
Qualcomm graphics clock control module provides the clocks, resets and power
|
|
domains on Qualcomm SoCs.
|
|
|
|
See also::
|
|
include/dt-bindings/clock/qcom,gpucc-sdm845.h
|
|
include/dt-bindings/clock/qcom,gpucc-sa8775p.h
|
|
include/dt-bindings/clock/qcom,gpucc-sc7180.h
|
|
include/dt-bindings/clock/qcom,gpucc-sc7280.h
|
|
include/dt-bindings/clock/qcom,gpucc-sc8280xp.h
|
|
include/dt-bindings/clock/qcom,gpucc-sm6350.h
|
|
include/dt-bindings/clock/qcom,gpucc-sm8150.h
|
|
include/dt-bindings/clock/qcom,gpucc-sm8250.h
|
|
include/dt-bindings/clock/qcom,gpucc-sm8350.h
|
|
include/dt-bindings/clock/qcom,qcs8300-gpucc.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,qcs8300-gpucc
|
|
- qcom,sdm845-gpucc
|
|
- qcom,sa8775p-gpucc
|
|
- qcom,sc7180-gpucc
|
|
- qcom,sc7280-gpucc
|
|
- qcom,sc8180x-gpucc
|
|
- qcom,sc8280xp-gpucc
|
|
- qcom,sm6350-gpucc
|
|
- qcom,sm8150-gpucc
|
|
- qcom,sm8250-gpucc
|
|
- qcom,sm8350-gpucc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: GPLL0 main branch source
|
|
- description: GPLL0 div branch source
|
|
|
|
clock-names:
|
|
items:
|
|
- const: bi_tcxo
|
|
- const: gcc_gpu_gpll0_clk_src
|
|
- const: gcc_gpu_gpll0_div_clk_src
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
vdd-gfx-supply:
|
|
description: Regulator supply for the VDD_GFX pads
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- clock-names
|
|
- '#power-domain-cells'
|
|
|
|
# Require that power-domains and vdd-gfx-supply are not both present
|
|
not:
|
|
required:
|
|
- power-domains
|
|
- vdd-gfx-supply
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,gcc-sdm845.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
clock-controller@5090000 {
|
|
compatible = "qcom,sdm845-gpucc";
|
|
reg = <0x05090000 0x9000>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&gcc GCC_GPU_GPLL0_CLK_SRC>,
|
|
<&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
|
|
clock-names = "bi_tcxo",
|
|
"gcc_gpu_gpll0_clk_src",
|
|
"gcc_gpu_gpll0_div_clk_src";
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
...
|