0e193cc558
The QCS8300 camera clock controller is a derivative of SA8775P, but has an additional clock and minor differences. Hence, reuse the SA8775P camera bindings and add additional clock required for QCS8300. Reviewed-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Imran Shaik <quic_imrashai@quicinc.com> Link: https://lore.kernel.org/r/20250109-qcs8300-mm-patches-new-v4-3-63e8ac268b02@quicinc.com Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
66 lines
1.6 KiB
YAML
66 lines
1.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,sa8775p-camcc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Camera Clock & Reset Controller on SA8775P
|
|
|
|
maintainers:
|
|
- Taniya Das <quic_tdas@quicinc.com>
|
|
- Imran Shaik <quic_imrashai@quicinc.com>
|
|
|
|
description: |
|
|
Qualcomm camera clock control module provides the clocks, resets and power
|
|
domains on SA8775p.
|
|
|
|
See also:
|
|
include/dt-bindings/clock/qcom,qcs8300-camcc.h
|
|
include/dt-bindings/clock/qcom,sa8775p-camcc.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,qcs8300-camcc
|
|
- qcom,sa8775p-camcc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Camera AHB clock from GCC
|
|
- description: Board XO source
|
|
- description: Board active XO source
|
|
- description: Sleep clock source
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
description: MMCX power domain
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- power-domains
|
|
- '#power-domain-cells'
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
#include <dt-bindings/power/qcom-rpmpd.h>
|
|
#include <dt-bindings/clock/qcom,sa8775p-gcc.h>
|
|
clock-controller@ade0000 {
|
|
compatible = "qcom,sa8775p-camcc";
|
|
reg = <0x0ade0000 0x20000>;
|
|
clocks = <&gcc GCC_CAMERA_AHB_CLK>,
|
|
<&rpmhcc RPMH_CXO_CLK>,
|
|
<&rpmhcc RPMH_CXO_CLK_A>,
|
|
<&sleep_clk>;
|
|
power-domains = <&rpmhpd SA8775P_MMCX>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
...
|