c461731836
Multiple Loongson-3A chips can be interconnected with HT0-bus. This is a CC-NUMA system that every chip (node) has its own local memory and cache coherency is maintained by hardware. The 64-bit physical memory address format is as follows: 0x-0000-YZZZ-ZZZZ-ZZZZ The high 16 bits should be 0, which means the real physical address supported by Loongson-3 is 48-bit. The "Y" bits is the base address of each node, which can be also considered as the node-id. The "Z" bits is the address offset within a node, which means every node has a 44 bits address space. Macros XPHYSADDR and MAX_PHYSMEM_BITS are modified unconditionally, because many other MIPS CPUs have also extended their address spaces. Signed-off-by: Huacai Chen <chenhc@lemote.com> Cc: John Crispin <john@phrozen.org> Cc: Steven J. Hill <Steven.Hill@imgtec.com> Cc: Aurelien Jarno <aurelien@aurel32.net> Cc: linux-mips@linux-mips.org Cc: Fuxin Zhang <zhangfx@lemote.com> Cc: Zhangjin Wu <wuzhangjin@gmail.com> Patchwork: https://patchwork.linux-mips.org/patch/7187/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
23 lines
536 B
C
23 lines
536 B
C
#ifndef _ASM_MACH_TOPOLOGY_H
|
|
#define _ASM_MACH_TOPOLOGY_H
|
|
|
|
#ifdef CONFIG_NUMA
|
|
|
|
#define cpu_to_node(cpu) ((cpu) >> 2)
|
|
#define parent_node(node) (node)
|
|
#define cpumask_of_node(node) (&__node_data[(node)]->cpumask)
|
|
|
|
struct pci_bus;
|
|
extern int pcibus_to_node(struct pci_bus *);
|
|
|
|
#define cpumask_of_pcibus(bus) (cpu_online_mask)
|
|
|
|
extern unsigned char __node_distances[MAX_NUMNODES][MAX_NUMNODES];
|
|
|
|
#define node_distance(from, to) (__node_distances[(from)][(to)])
|
|
|
|
#endif
|
|
|
|
#include <asm-generic/topology.h>
|
|
|
|
#endif /* _ASM_MACH_TOPOLOGY_H */
|