724ba67515
The arm dts directory has grown to 1559 boards which makes it a bit unwieldy to maintain and use. Past attempts stalled out due to plans to move .dts files out of the kernel tree. Doing that is no longer planned (any time soon at least), so let's go ahead and group .dts files by vendors. This move aligns arm with arm64 .dts file structure. There's no change to dtbs_install as the flat structure is maintained on install. The naming of vendor directories is roughly in this order of preference: - Matching original and current SoC vendor prefix/name (e.g. ti, qcom) - Current vendor prefix/name if still actively sold (SoCs which have been aquired) (e.g. nxp/imx) - Existing platform name for older platforms not sold/maintained by any company (e.g. gemini, nspire) The whole move was scripted with the exception of MAINTAINERS and a few makefile fixups. Acked-by: Viresh Kumar <viresh.kumar@linaro.org> Acked-by: Michal Simek <michal.simek@amd.com> #Xilinx Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Acked-by: Neil Armstrong <neil.armstrong@linaro.org> Acked-by: Paul Barker <paul.barker@sancloud.com> Acked-by: Tony Lindgren <tony@atomide.com> Acked-by: Gregory CLEMENT <gregory.clement@bootlin.com> Acked-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Wei Xu <xuwei5@hisilicon.com> #hisilicon Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Nick Hawkins <nick.hawkins@hpe.com> Acked-by: Baruch Siach <baruch@tkos.co.il> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Reviewed-by: Andre Przywara <andre.przywara@arm.com> Acked-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Claudiu Beznea <claudiu.beznea@microchip.com> Acked-by: Peter Rosin <peda@axentia.se> Acked-by: Jesper Nilsson <jesper.nilsson@axis.com> Acked-by: Sudeep Holla <sudeep.holla@arm.com> Acked-by: Florian Fainelli <f.fainelli@gmail.com> #broadcom Acked-by: Manivannan Sadhasivam <mani@kernel.org> Reviewed-by: Jisheng Zhang <jszhang@kernel.org> Acked-by: Patrice Chotard <patrice.chotard@foss.st.com> Acked-by: Romain Perier <romain.perier@gmail.com> Acked-by: Alexandre TORGUE <alexandre.torgue@st.com> Acked-by: Shawn Guo <shawnguo@kernel.org> Acked-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Acked-by: Enric Balletbo i Serra <eballetbo@gmail.com> Signed-off-by: Rob Herring <robh@kernel.org>
84 lines
1.9 KiB
Text
84 lines
1.9 KiB
Text
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/*
|
|
* Copyright 2012 Armadeus Systems - <support@armadeus.com>
|
|
* Copyright 2012 Laurent Cans <laurent.cans@gmail.com>
|
|
*
|
|
* Based on mx51-babbage.dts
|
|
* Copyright 2011 Freescale Semiconductor, Inc.
|
|
* Copyright 2011 Linaro Ltd.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "imx51.dtsi"
|
|
|
|
/ {
|
|
model = "Armadeus Systems APF51 module";
|
|
compatible = "armadeus,imx51-apf51", "fsl,imx51";
|
|
|
|
memory@90000000 {
|
|
device_type = "memory";
|
|
reg = <0x90000000 0x20000000>;
|
|
};
|
|
|
|
clocks {
|
|
osc {
|
|
clock-frequency = <33554432>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&fec {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_fec>;
|
|
phy-mode = "mii";
|
|
phy-reset-gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
|
|
phy-reset-duration = <1>;
|
|
status = "okay";
|
|
};
|
|
|
|
&iomuxc {
|
|
imx51-apf51 {
|
|
pinctrl_fec: fecgrp {
|
|
fsl,pins = <
|
|
MX51_PAD_DI_GP3__FEC_TX_ER 0x80000000
|
|
MX51_PAD_DI2_PIN4__FEC_CRS 0x80000000
|
|
MX51_PAD_DI2_PIN2__FEC_MDC 0x80000000
|
|
MX51_PAD_DI2_PIN3__FEC_MDIO 0x80000000
|
|
MX51_PAD_DI2_DISP_CLK__FEC_RDATA1 0x80000000
|
|
MX51_PAD_DI_GP4__FEC_RDATA2 0x80000000
|
|
MX51_PAD_DISP2_DAT0__FEC_RDATA3 0x80000000
|
|
MX51_PAD_DISP2_DAT1__FEC_RX_ER 0x80000000
|
|
MX51_PAD_DISP2_DAT6__FEC_TDATA1 0x80000000
|
|
MX51_PAD_DISP2_DAT7__FEC_TDATA2 0x80000000
|
|
MX51_PAD_DISP2_DAT8__FEC_TDATA3 0x80000000
|
|
MX51_PAD_DISP2_DAT9__FEC_TX_EN 0x80000000
|
|
MX51_PAD_DISP2_DAT10__FEC_COL 0x80000000
|
|
MX51_PAD_DISP2_DAT11__FEC_RX_CLK 0x80000000
|
|
MX51_PAD_DISP2_DAT12__FEC_RX_DV 0x80000000
|
|
MX51_PAD_DISP2_DAT13__FEC_TX_CLK 0x80000000
|
|
MX51_PAD_DISP2_DAT14__FEC_RDATA0 0x80000000
|
|
MX51_PAD_DISP2_DAT15__FEC_TDATA0 0x80000000
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart3: uart3grp {
|
|
fsl,pins = <
|
|
MX51_PAD_UART3_RXD__UART3_RXD 0x1c5
|
|
MX51_PAD_UART3_TXD__UART3_TXD 0x1c5
|
|
>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&nfc {
|
|
nand-bus-width = <8>;
|
|
nand-ecc-mode = "hw";
|
|
nand-on-flash-bbt;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart3>;
|
|
status = "okay";
|
|
};
|