82180b1fae
Use opcodes available to both rv32 and rv64 in uleb128 module linking
test.
Fixes: af71bc1949 ("riscv: Add tests for riscv module loading")
Signed-off-by: Charlie Jenkins <charlie@rivosinc.com>
Reported-by: Randy Dunlap <rdunlap@infradead.org>
Closes: https://lore.kernel.org/lkml/1d7c71ee-5742-4df4-b8ef-a2aea0a624eb@infradead.org/
Tested-by: Randy Dunlap <rdunlap@infradead.org> # build-tested
Link: https://lore.kernel.org/r/20231122-module_fixup-v2-1-dfb9565e9ea5@rivosinc.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
31 lines
504 B
ArmAsm
31 lines
504 B
ArmAsm
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2023 Rivos Inc.
|
|
*/
|
|
|
|
.text
|
|
.global test_uleb_basic
|
|
test_uleb_basic:
|
|
lw a0, second
|
|
addi a0, a0, -127
|
|
ret
|
|
|
|
.global test_uleb_large
|
|
test_uleb_large:
|
|
lw a0, fourth
|
|
addi a0, a0, -0x07e8
|
|
ret
|
|
|
|
.data
|
|
first:
|
|
.space 127
|
|
second:
|
|
.reloc second, R_RISCV_SET_ULEB128, second
|
|
.reloc second, R_RISCV_SUB_ULEB128, first
|
|
.word 0
|
|
third:
|
|
.space 1000
|
|
fourth:
|
|
.reloc fourth, R_RISCV_SET_ULEB128, fourth
|
|
.reloc fourth, R_RISCV_SUB_ULEB128, third
|
|
.word 0
|