1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
linux/drivers/gpu/drm/amd/display/dc/inc/hw
Eric Yang a4d5df1787 drm/amd/display: add workaround for riommu invalidation request hang
[Why]
When an riommu invalidation request come at the same time as a pipe is
disabled there can be a case where DCN cannot ACK the request if only
one VMID is setup in the inuse list.

[How]
Setup a second unused VMID will work around the issue.

Reviewed-by: Jun Lei <jun.lei@amd.com>
Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>
Signed-off-by: Eric Yang <Eric.Yang2@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2021-07-23 10:07:58 -04:00
..
abm.h drm/amd/display: Added support for individual control for multiple back-light instances. 2021-05-27 12:24:03 -04:00
audio.h drm/amd/display: Disable audio stream only if it's currently enabled 2019-05-31 10:39:30 -05:00
aux_engine.h drm/amd/display: Support for DMUB AUX 2021-03-02 14:05:41 -05:00
clk_mgr.h drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCN 2021-06-22 16:51:45 -04:00
clk_mgr_internal.h drm/amd/display: Round KHz up when calculating clock requests 2021-07-08 15:16:44 -04:00
dccg.h drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCN 2021-06-22 16:51:45 -04:00
dchubbub.h drm/amd/display: add workaround for riommu invalidation request hang 2021-07-23 10:07:58 -04:00
dmcu.h drm/amd/display: Process crc window at DMCU 2021-03-05 15:11:54 -05:00
dpp.h drm/amd/display: Document set RECOUT operation 2021-05-19 22:38:56 -04:00
dsc.h drm/amd/display: add dsc stream overhead for dp only 2021-05-10 18:06:44 -04:00
dwb.h drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3) 2020-11-04 17:11:37 -05:00
gpio.h drm/amd/display: refactor gpio to allocate hw_container in constructor 2019-08-15 10:53:55 -05:00
hubp.h drm/amd/display: Set max TTU on DPG enable 2021-04-09 16:48:53 -04:00
hw_shared.h drm/amd/display: Update link encoder object creation 2021-03-02 14:05:52 -05:00
ipp.h drm/amd/display: csc_transform to dc_csc_transform 2018-05-15 13:42:54 -05:00
link_encoder.h drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCN 2021-06-22 16:51:45 -04:00
mcif_wb.h drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3) 2020-11-04 17:11:37 -05:00
mem_input.h drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCN 2021-06-22 16:51:45 -04:00
mpc.h drm/amd/display: Refactor visual confirm 2021-06-08 12:18:37 -04:00
opp.h drm/amd/display: Raise DPG height during timing synchronization 2020-10-26 13:29:21 -04:00
panel_cntl.h drm/amd/display: Add read backlight interface 2020-08-17 14:08:12 -04:00
stream_encoder.h drm/amd/display: Add interface to get Calibrated Avg Level from FIFO 2021-06-15 17:25:41 -04:00
timing_generator.h drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCN 2021-06-22 16:51:45 -04:00
transform.h drm/amd/display: Line Buffer changes 2021-07-23 10:07:58 -04:00
vmid.h drm/amd/display: move vmid determination logic to a module 2019-06-22 09:34:14 -05:00