061ba41c74
RSPI1 (SPI1) interface is available on PMOD0 connector (J1) on the carrier board. This patch adds pinmux and spi1 nodes to the carrier board dtsi file and drops deleting pinctl* properties from DTS file. RSPI1 interface is tested by setting the macro SW_RSPI_CAN to 0. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Link: https://lore.kernel.org/r/20220401145702.17954-1-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
134 lines
2.9 KiB
Text
134 lines
2.9 KiB
Text
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
/*
|
|
* Device Tree Source for the RZ/G2LC SMARC pincontrol parts
|
|
*
|
|
* Copyright (C) 2021 Renesas Electronics Corp.
|
|
*/
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
|
|
|
|
&pinctrl {
|
|
pinctrl-0 = <&sound_clk_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
#if SW_SCIF_CAN
|
|
/* SW8 should be at position 2->1 */
|
|
can1_pins: can1 {
|
|
pinmux = <RZG2L_PORT_PINMUX(40, 0, 3)>, /* TxD */
|
|
<RZG2L_PORT_PINMUX(40, 1, 3)>; /* RxD */
|
|
};
|
|
#endif
|
|
|
|
#if SW_RSPI_CAN
|
|
/* SW8 should be at position 2->3 so that GPIO9_CAN1_STB line is activated */
|
|
can1-stb-hog {
|
|
gpio-hog;
|
|
gpios = <RZG2L_GPIO(44, 3) GPIO_ACTIVE_HIGH>;
|
|
output-low;
|
|
line-name = "can1_stb";
|
|
};
|
|
|
|
can1_pins: can1 {
|
|
pinmux = <RZG2L_PORT_PINMUX(44, 0, 3)>, /* TxD */
|
|
<RZG2L_PORT_PINMUX(44, 1, 3)>; /* RxD */
|
|
};
|
|
#endif
|
|
|
|
i2c0_pins: i2c0 {
|
|
pins = "RIIC0_SDA", "RIIC0_SCL";
|
|
input-enable;
|
|
};
|
|
|
|
i2c1_pins: i2c1 {
|
|
pins = "RIIC1_SDA", "RIIC1_SCL";
|
|
input-enable;
|
|
};
|
|
|
|
i2c2_pins: i2c2 {
|
|
pinmux = <RZG2L_PORT_PINMUX(42, 3, 1)>, /* SDA */
|
|
<RZG2L_PORT_PINMUX(42, 4, 1)>; /* SCL */
|
|
};
|
|
|
|
scif0_pins: scif0 {
|
|
pinmux = <RZG2L_PORT_PINMUX(38, 0, 1)>, /* TxD */
|
|
<RZG2L_PORT_PINMUX(38, 1, 1)>; /* RxD */
|
|
};
|
|
|
|
scif1_pins: scif1 {
|
|
pinmux = <RZG2L_PORT_PINMUX(40, 0, 1)>, /* TxD */
|
|
<RZG2L_PORT_PINMUX(40, 1, 1)>, /* RxD */
|
|
<RZG2L_PORT_PINMUX(41, 0, 1)>, /* CTS# */
|
|
<RZG2L_PORT_PINMUX(41, 1, 1)>; /* RTS# */
|
|
};
|
|
|
|
sd1-pwr-en-hog {
|
|
gpio-hog;
|
|
gpios = <RZG2L_GPIO(39, 2) GPIO_ACTIVE_HIGH>;
|
|
output-high;
|
|
line-name = "sd1_pwr_en";
|
|
};
|
|
|
|
sdhi1_pins: sd1 {
|
|
sd1_data {
|
|
pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
|
|
power-source = <3300>;
|
|
};
|
|
|
|
sd1_ctrl {
|
|
pins = "SD1_CLK", "SD1_CMD";
|
|
power-source = <3300>;
|
|
};
|
|
|
|
sd1_mux {
|
|
pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
|
|
};
|
|
};
|
|
|
|
sdhi1_pins_uhs: sd1_uhs {
|
|
sd1_data_uhs {
|
|
pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
|
|
power-source = <1800>;
|
|
};
|
|
|
|
sd1_ctrl_uhs {
|
|
pins = "SD1_CLK", "SD1_CMD";
|
|
power-source = <1800>;
|
|
};
|
|
|
|
sd1_mux_uhs {
|
|
pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
|
|
};
|
|
};
|
|
|
|
sound_clk_pins: sound_clk {
|
|
pins = "AUDIO_CLK1", "AUDIO_CLK2";
|
|
input-enable;
|
|
};
|
|
|
|
spi1_pins: spi1 {
|
|
pinmux = <RZG2L_PORT_PINMUX(44, 0, 1)>, /* CK */
|
|
<RZG2L_PORT_PINMUX(44, 1, 1)>, /* MOSI */
|
|
<RZG2L_PORT_PINMUX(44, 2, 1)>, /* MISO */
|
|
<RZG2L_PORT_PINMUX(44, 3, 1)>; /* SSL */
|
|
};
|
|
|
|
ssi0_pins: ssi0 {
|
|
pinmux = <RZG2L_PORT_PINMUX(45, 0, 1)>, /* BCK */
|
|
<RZG2L_PORT_PINMUX(45, 1, 1)>, /* RCK */
|
|
<RZG2L_PORT_PINMUX(45, 2, 1)>, /* TXD */
|
|
<RZG2L_PORT_PINMUX(45, 3, 1)>; /* RXD */
|
|
};
|
|
|
|
usb0_pins: usb0 {
|
|
pinmux = <RZG2L_PORT_PINMUX(4, 0, 1)>, /* VBUS */
|
|
<RZG2L_PORT_PINMUX(5, 0, 1)>, /* OVC */
|
|
<RZG2L_PORT_PINMUX(5, 1, 1)>; /* OTG_ID */
|
|
};
|
|
|
|
usb1_pins: usb1 {
|
|
pinmux = <RZG2L_PORT_PINMUX(42, 0, 1)>, /* VBUS */
|
|
<RZG2L_PORT_PINMUX(42, 1, 1)>; /* OVC */
|
|
};
|
|
};
|
|
|