1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
linux/drivers/gpu/drm/amd/display/dc/dml/dcn20
Aric Cyr 17529ea2ac drm/amd/display: Optimizations for DML math
[why]
Conditionals in the DML basic math functions significantly impact mode
enumeration.

[how]
Remove conditionals for floor/ceil operations which are used frequently
in DML and add an assertion for invalid callers using zero granuality.
Fix existing callers that rely on 0 granularity.

Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Reviewed-by: Nevenko Stupar <Nevenko.Stupar@amd.com>
Acked-by: Pavle Kotarac <Pavle.Kotarac@amd.com>
Signed-off-by: Aric Cyr <aric.cyr@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-09-13 14:32:59 -04:00
..
dcn20_fpu.c drm/amd/display: include soc._clock_tmp[] into DC's scratch region 2022-08-16 18:17:31 -04:00
dcn20_fpu.h drm/amd/display: Remove FPU operations from dcn201 resources 2022-07-25 17:16:08 -04:00
display_mode_vba_20.c drm/amd/display: DETBufferSizeInKbyte variable type modifications 2021-05-10 18:10:34 -04:00
display_mode_vba_20.h drm/amd/display: Add DCN2 changes to DML 2019-06-21 18:59:34 -05:00
display_mode_vba_20v2.c drm/amd/display: Optimizations for DML math 2022-09-13 14:32:59 -04:00
display_mode_vba_20v2.h drm/amd/display: support "dummy pstate" 2019-07-18 14:27:26 -05:00
display_rq_dlg_calc_20.c drm/amdgpu/display: Remove t_srx_delay_us. 2022-01-25 17:54:23 -05:00
display_rq_dlg_calc_20.h drm/amd/display: Pass display_pipe_params_st as const in DML 2021-09-23 15:17:29 -04:00
display_rq_dlg_calc_20v2.c drm/amdgpu/display: Remove t_srx_delay_us. 2022-01-25 17:54:23 -05:00
display_rq_dlg_calc_20v2.h drm/amd/display: Pass display_pipe_params_st as const in DML 2021-09-23 15:17:29 -04:00