8bf1a529cd
- Support for arm64 SME 2 and 2.1. SME2 introduces a new 512-bit architectural register (ZT0, for the look-up table feature) that Linux needs to save/restore. - Include TPIDR2 in the signal context and add the corresponding kselftests. - Perf updates: Arm SPEv1.2 support, HiSilicon uncore PMU updates, ACPI support to the Marvell DDR and TAD PMU drivers, reset DTM_PMU_CONFIG (ARM CMN) at probe time. - Support for DYNAMIC_FTRACE_WITH_CALL_OPS on arm64. - Permit EFI boot with MMU and caches on. Instead of cleaning the entire loaded kernel image to the PoC and disabling the MMU and caches before branching to the kernel bare metal entry point, leave the MMU and caches enabled and rely on EFI's cacheable 1:1 mapping of all of system RAM to populate the initial page tables. - Expose the AArch32 (compat) ELF_HWCAP features to user in an arm64 kernel (the arm32 kernel only defines the values). - Harden the arm64 shadow call stack pointer handling: stash the shadow stack pointer in the task struct on interrupt, load it directly from this structure. - Signal handling cleanups to remove redundant validation of size information and avoid reading the same data from userspace twice. - Refactor the hwcap macros to make use of the automatically generated ID registers. It should make new hwcaps writing less error prone. - Further arm64 sysreg conversion and some fixes. - arm64 kselftest fixes and improvements. - Pointer authentication cleanups: don't sign leaf functions, unify asm-arch manipulation. - Pseudo-NMI code generation optimisations. - Minor fixes for SME and TPIDR2 handling. - Miscellaneous updates: ARCH_FORCE_MAX_ORDER is now selectable, replace strtobool() to kstrtobool() in the cpufeature.c code, apply dynamic shadow call stack in two passes, intercept pfn changes in set_pte_at() without the required break-before-make sequence, attempt to dump all instructions on unhandled kernel faults. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEE5RElWfyWxS+3PLO2a9axLQDIXvEFAmP0/QsACgkQa9axLQDI XvG+gA/+JDVEH9wRzAIZvbp9hSuohPc48xgAmIMP1eiVB0/5qeRjYAJwS33H0rXS BPC2kj9IBy/eQeM9ICg0nFd0zYznSVacITqe6NrqeJ1F+ftS4rrHdfxd+J7kIoCs V2L8e+BJvmHdhmNV2qMAgJdGlfxfQBA7fv2cy52HKYcouoOh1AUVR/x+yXVXAsCd qJP3+dlUKccgm/oc5unEC1eZ49u8O+EoasqOyfG6K5udMgzhEX3K6imT9J3hw0WT UjstYkx5uGS/prUrRCQAX96VCHoZmzEDKtQuHkHvQXEYXsYPF3ldbR2CziNJnHe7 QfSkjJlt8HAtExA+BkwEe9i0MQO/2VF5qsa2e4fA6l7uqGu3LOtS/jJd23C9n9fR Id8aBMeN6S8+MjqRA9L2uf4t6e4ISEHoG9ZRdc4WOwloxEEiJoIeun+7bHdOSZLj AFdHFCz4NXiiwC0UP0xPDI2YeCLqt5np7HmnrUqwzRpVO8UUagiJD8TIpcBSjBN9 J68eidenHUW7/SlIeaMKE2lmo8AUEAJs9AorDSugF19/ThJcQdx7vT2UAZjeVB3j 1dbbwajnlDOk/w8PQC4thFp5/MDlfst0htS3WRwa+vgkweE2EAdTU4hUZ8qEP7FQ smhYtlT1xUSTYDTqoaG/U2OWR6/UU79wP0jgcOsHXTuyYrtPI/Q= =VmXL -----END PGP SIGNATURE----- Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linux Pull arm64 updates from Catalin Marinas: - Support for arm64 SME 2 and 2.1. SME2 introduces a new 512-bit architectural register (ZT0, for the look-up table feature) that Linux needs to save/restore - Include TPIDR2 in the signal context and add the corresponding kselftests - Perf updates: Arm SPEv1.2 support, HiSilicon uncore PMU updates, ACPI support to the Marvell DDR and TAD PMU drivers, reset DTM_PMU_CONFIG (ARM CMN) at probe time - Support for DYNAMIC_FTRACE_WITH_CALL_OPS on arm64 - Permit EFI boot with MMU and caches on. Instead of cleaning the entire loaded kernel image to the PoC and disabling the MMU and caches before branching to the kernel bare metal entry point, leave the MMU and caches enabled and rely on EFI's cacheable 1:1 mapping of all of system RAM to populate the initial page tables - Expose the AArch32 (compat) ELF_HWCAP features to user in an arm64 kernel (the arm32 kernel only defines the values) - Harden the arm64 shadow call stack pointer handling: stash the shadow stack pointer in the task struct on interrupt, load it directly from this structure - Signal handling cleanups to remove redundant validation of size information and avoid reading the same data from userspace twice - Refactor the hwcap macros to make use of the automatically generated ID registers. It should make new hwcaps writing less error prone - Further arm64 sysreg conversion and some fixes - arm64 kselftest fixes and improvements - Pointer authentication cleanups: don't sign leaf functions, unify asm-arch manipulation - Pseudo-NMI code generation optimisations - Minor fixes for SME and TPIDR2 handling - Miscellaneous updates: ARCH_FORCE_MAX_ORDER is now selectable, replace strtobool() to kstrtobool() in the cpufeature.c code, apply dynamic shadow call stack in two passes, intercept pfn changes in set_pte_at() without the required break-before-make sequence, attempt to dump all instructions on unhandled kernel faults * tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linux: (130 commits) arm64: fix .idmap.text assertion for large kernels kselftest/arm64: Don't require FA64 for streaming SVE+ZA tests kselftest/arm64: Copy whole EXTRA context arm64: kprobes: Drop ID map text from kprobes blacklist perf: arm_spe: Print the version of SPE detected perf: arm_spe: Add support for SPEv1.2 inverted event filtering perf: Add perf_event_attr::config3 arm64/sme: Fix __finalise_el2 SMEver check drivers/perf: fsl_imx8_ddr_perf: Remove set-but-not-used variable arm64/signal: Only read new data when parsing the ZT context arm64/signal: Only read new data when parsing the ZA context arm64/signal: Only read new data when parsing the SVE context arm64/signal: Avoid rereading context frame sizes arm64/signal: Make interface for restore_fpsimd_context() consistent arm64/signal: Remove redundant size validation from parse_user_sigframe() arm64/signal: Don't redundantly verify FPSIMD magic arm64/cpufeature: Use helper macros to specify hwcaps arm64/cpufeature: Always use symbolic name for feature value in hwcaps arm64/sysreg: Initial unsigned annotations for ID registers arm64/sysreg: Initial annotation of signed ID registers ...
110 lines
2.9 KiB
C
110 lines
2.9 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2013, 2014 Linaro Ltd; <roy.franz@linaro.org>
|
|
*
|
|
* This file implements the EFI boot stub for the arm64 kernel.
|
|
* Adapted from ARM version by Mark Salter <msalter@redhat.com>
|
|
*/
|
|
|
|
|
|
#include <linux/efi.h>
|
|
#include <asm/efi.h>
|
|
#include <asm/memory.h>
|
|
#include <asm/sysreg.h>
|
|
|
|
#include "efistub.h"
|
|
|
|
static bool system_needs_vamap(void)
|
|
{
|
|
const u8 *type1_family = efi_get_smbios_string(1, family);
|
|
|
|
/*
|
|
* Ampere eMAG, Altra, and Altra Max machines crash in SetTime() if
|
|
* SetVirtualAddressMap() has not been called prior.
|
|
*/
|
|
if (!type1_family || (
|
|
strcmp(type1_family, "eMAG") &&
|
|
strcmp(type1_family, "Altra") &&
|
|
strcmp(type1_family, "Altra Max")))
|
|
return false;
|
|
|
|
efi_warn("Working around broken SetVirtualAddressMap()\n");
|
|
return true;
|
|
}
|
|
|
|
efi_status_t check_platform_features(void)
|
|
{
|
|
u64 tg;
|
|
|
|
/*
|
|
* If we have 48 bits of VA space for TTBR0 mappings, we can map the
|
|
* UEFI runtime regions 1:1 and so calling SetVirtualAddressMap() is
|
|
* unnecessary.
|
|
*/
|
|
if (VA_BITS_MIN >= 48 && !system_needs_vamap())
|
|
efi_novamap = true;
|
|
|
|
/* UEFI mandates support for 4 KB granularity, no need to check */
|
|
if (IS_ENABLED(CONFIG_ARM64_4K_PAGES))
|
|
return EFI_SUCCESS;
|
|
|
|
tg = (read_cpuid(ID_AA64MMFR0_EL1) >> ID_AA64MMFR0_EL1_TGRAN_SHIFT) & 0xf;
|
|
if (tg < ID_AA64MMFR0_EL1_TGRAN_SUPPORTED_MIN || tg > ID_AA64MMFR0_EL1_TGRAN_SUPPORTED_MAX) {
|
|
if (IS_ENABLED(CONFIG_ARM64_64K_PAGES))
|
|
efi_err("This 64 KB granular kernel is not supported by your CPU\n");
|
|
else
|
|
efi_err("This 16 KB granular kernel is not supported by your CPU\n");
|
|
return EFI_UNSUPPORTED;
|
|
}
|
|
return EFI_SUCCESS;
|
|
}
|
|
|
|
#ifdef CONFIG_ARM64_WORKAROUND_CLEAN_CACHE
|
|
#define DCTYPE "civac"
|
|
#else
|
|
#define DCTYPE "cvau"
|
|
#endif
|
|
|
|
void efi_cache_sync_image(unsigned long image_base,
|
|
unsigned long alloc_size,
|
|
unsigned long code_size)
|
|
{
|
|
u32 ctr = read_cpuid_effective_cachetype();
|
|
u64 lsize = 4 << cpuid_feature_extract_unsigned_field(ctr,
|
|
CTR_EL0_DminLine_SHIFT);
|
|
|
|
/* only perform the cache maintenance if needed for I/D coherency */
|
|
if (!(ctr & BIT(CTR_EL0_IDC_SHIFT))) {
|
|
do {
|
|
asm("dc " DCTYPE ", %0" :: "r"(image_base));
|
|
image_base += lsize;
|
|
code_size -= lsize;
|
|
} while (code_size >= lsize);
|
|
}
|
|
|
|
asm("ic ialluis");
|
|
dsb(ish);
|
|
isb();
|
|
}
|
|
|
|
unsigned long __weak primary_entry_offset(void)
|
|
{
|
|
/*
|
|
* By default, we can invoke the kernel via the branch instruction in
|
|
* the image header, so offset #0. This will be overridden by the EFI
|
|
* stub build that is linked into the core kernel, as in that case, the
|
|
* image header may not have been loaded into memory, or may be mapped
|
|
* with non-executable permissions.
|
|
*/
|
|
return 0;
|
|
}
|
|
|
|
void __noreturn efi_enter_kernel(unsigned long entrypoint,
|
|
unsigned long fdt_addr,
|
|
unsigned long fdt_size)
|
|
{
|
|
void (* __noreturn enter_kernel)(u64, u64, u64, u64);
|
|
|
|
enter_kernel = (void *)entrypoint + primary_entry_offset();
|
|
enter_kernel(fdt_addr, 0, 0, 0);
|
|
}
|