d148920868
MAC on CN10K support hardware timestamping such that 8 bytes addition header is prepended to incoming packets. This patch does necessary configuration to enable Hardware time stamping upon receiving request from PF netdev interfaces. Timestamp configuration is different on MAC (CGX) Octeontx2 silicon and MAC (RPM) OcteonTX3 CN10k. Based on silicon variant appropriate fn() pointer is called. Refactor MAC specific mbox messages to remove unnecessary gaps in mboxids. Signed-off-by: Hariprasad Kelam <hkelam@marvell.com> Signed-off-by: Sunil Goutham <sgoutham@marvell.com> Signed-off-by: David S. Miller <davem@davemloft.net>
60 lines
2.3 KiB
C
60 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/* Marvell CN10K RPM driver
|
|
*
|
|
* Copyright (C) 2020 Marvell.
|
|
*
|
|
*/
|
|
|
|
#ifndef RPM_H
|
|
#define RPM_H
|
|
|
|
#include <linux/bits.h>
|
|
|
|
/* PCI device IDs */
|
|
#define PCI_DEVID_CN10K_RPM 0xA060
|
|
|
|
/* Registers */
|
|
#define RPMX_CMRX_CFG 0x00
|
|
#define RPMX_RX_TS_PREPEND BIT_ULL(22)
|
|
#define RPMX_CMRX_SW_INT 0x180
|
|
#define RPMX_CMRX_SW_INT_W1S 0x188
|
|
#define RPMX_CMRX_SW_INT_ENA_W1S 0x198
|
|
#define RPMX_CMRX_LINK_CFG 0x1070
|
|
#define RPMX_MTI_PCS100X_CONTROL1 0x20000
|
|
#define RPMX_MTI_LPCSX_CONTROL1 0x30000
|
|
#define RPMX_MTI_PCS_LBK BIT_ULL(14)
|
|
#define RPMX_MTI_LPCSX_CONTROL(id) (0x30000 | ((id) * 0x100))
|
|
|
|
#define RPMX_CMRX_LINK_RANGE_MASK GENMASK_ULL(19, 16)
|
|
#define RPMX_CMRX_LINK_BASE_MASK GENMASK_ULL(11, 0)
|
|
#define RPMX_MTI_MAC100X_COMMAND_CONFIG 0x8010
|
|
#define RPMX_MTI_MAC100X_COMMAND_CONFIG_RX_P_DISABLE BIT_ULL(29)
|
|
#define RPMX_MTI_MAC100X_COMMAND_CONFIG_TX_P_DISABLE BIT_ULL(28)
|
|
#define RPMX_MTI_MAC100X_COMMAND_CONFIG_PAUSE_IGNORE BIT_ULL(8)
|
|
#define RPMX_MTI_MAC100X_COMMAND_CONFIG_PFC_MODE BIT_ULL(19)
|
|
#define RPMX_MTI_MAC100X_CL01_PAUSE_QUANTA 0x80A8
|
|
#define RPMX_MTI_MAC100X_CL01_QUANTA_THRESH 0x80C8
|
|
#define RPM_DEFAULT_PAUSE_TIME 0xFFFF
|
|
#define RPMX_CMR_RX_OVR_BP 0x4120
|
|
#define RPMX_CMR_RX_OVR_BP_EN(x) BIT_ULL((x) + 8)
|
|
#define RPMX_CMR_RX_OVR_BP_BP(x) BIT_ULL((x) + 4)
|
|
#define RPMX_MTI_STAT_RX_STAT_PAGES_COUNTERX 0x12000
|
|
#define RPMX_MTI_STAT_TX_STAT_PAGES_COUNTERX 0x13000
|
|
#define RPMX_MTI_STAT_DATA_HI_CDC 0x10038
|
|
|
|
#define RPM_LMAC_FWI 0xa
|
|
|
|
/* Function Declarations */
|
|
int rpm_get_nr_lmacs(void *rpmd);
|
|
u8 rpm_get_lmac_type(void *rpmd, int lmac_id);
|
|
int rpm_lmac_internal_loopback(void *rpmd, int lmac_id, bool enable);
|
|
void rpm_lmac_enadis_rx_pause_fwding(void *rpmd, int lmac_id, bool enable);
|
|
int rpm_lmac_get_pause_frm_status(void *cgxd, int lmac_id, u8 *tx_pause,
|
|
u8 *rx_pause);
|
|
void rpm_lmac_pause_frm_config(void *rpmd, int lmac_id, bool enable);
|
|
int rpm_lmac_enadis_pause_frm(void *rpmd, int lmac_id, u8 tx_pause,
|
|
u8 rx_pause);
|
|
int rpm_get_tx_stats(void *rpmd, int lmac_id, int idx, u64 *tx_stat);
|
|
int rpm_get_rx_stats(void *rpmd, int lmac_id, int idx, u64 *rx_stat);
|
|
void rpm_lmac_ptp_config(void *rpmd, int lmac_id, bool enable);
|
|
#endif /* RPM_H */
|