niansa-misc/linux
1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
Code Issues Projects Releases Packages Wiki Activity
linux/drivers/gpu/drm/amd/include/asic_reg/dcn
History
Huang Rui a5b2c10c05 drm/amdgpu: add vangogh asic header files (v2) 
This patch is to add vangogh asic header files.

v2: squash in updates

Signed-off-by: Huang Rui <ray.huang@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2020-10-05 15:14:02 -04:00
..
dcn_1_0_offset.h drm/amd/include: Add HUBPREQ_DEBUG register offsets 2019-04-23 17:27:08 -05:00
dcn_1_0_sh_mask.h drm/amdgpu: Add CM_TEST_DEBUG regs for DCN 2018-04-11 13:07:35 -05:00
dcn_2_0_0_offset.h drm/amd/include: Add OCSC registers 2020-01-16 13:41:06 -05:00
dcn_2_0_0_sh_mask.h drm/amd/include: Add OCSC registers 2020-01-16 13:41:06 -05:00
dcn_2_1_0_offset.h drm/amd/include: Add OCSC registers 2020-01-16 13:41:06 -05:00
dcn_2_1_0_sh_mask.h drm/amd/include: Add OCSC registers 2020-01-16 13:41:06 -05:00
dcn_3_0_0_offset.h drm/amd/display: remove unintended executable mode 2020-08-24 12:23:02 -04:00
dcn_3_0_0_sh_mask.h drm/amd/display: remove unintended executable mode 2020-08-24 12:23:02 -04:00
dcn_3_0_1_offset.h drm/amdgpu: add vangogh asic header files (v2) 2020-10-05 15:14:02 -04:00
dcn_3_0_1_sh_mask.h drm/amdgpu: add vangogh asic header files (v2) 2020-10-05 15:14:02 -04:00
dpcs_3_0_0_offset.h drm/amd/display: remove unintended executable mode 2020-08-24 12:23:02 -04:00
dpcs_3_0_0_sh_mask.h drm/amd/display: remove unintended executable mode 2020-08-24 12:23:02 -04:00