1a59d1b8e0
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 of the license or at your option any later version this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not write to the free software foundation inc 59 temple place suite 330 boston ma 02111 1307 usa extracted by the scancode license scanner the SPDX license identifier GPL-2.0-or-later has been chosen to replace the boilerplate/reference in 1334 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Richard Fontana <rfontana@redhat.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190527070033.113240726@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
45 lines
1 KiB
C
45 lines
1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright (C) 2002 Broadcom Corporation
|
|
*/
|
|
#ifndef __ASM_SIBYTE_CARMEL_H
|
|
#define __ASM_SIBYTE_CARMEL_H
|
|
|
|
#include <asm/sibyte/sb1250.h>
|
|
#include <asm/sibyte/sb1250_int.h>
|
|
|
|
#define SIBYTE_BOARD_NAME "Carmel"
|
|
|
|
#define GPIO_PHY_INTERRUPT 2
|
|
#define GPIO_NONMASKABLE_INT 3
|
|
#define GPIO_CF_INSERTED 6
|
|
#define GPIO_MONTEREY_RESET 7
|
|
#define GPIO_QUADUART_INT 8
|
|
#define GPIO_CF_INT 9
|
|
#define GPIO_FPGA_CCLK 10
|
|
#define GPIO_FPGA_DOUT 11
|
|
#define GPIO_FPGA_DIN 12
|
|
#define GPIO_FPGA_PGM 13
|
|
#define GPIO_FPGA_DONE 14
|
|
#define GPIO_FPGA_INIT 15
|
|
|
|
#define LEDS_CS 2
|
|
#define LEDS_PHYS 0x100C0000
|
|
#define MLEDS_CS 3
|
|
#define MLEDS_PHYS 0x100A0000
|
|
#define UART_CS 4
|
|
#define UART_PHYS 0x100D0000
|
|
#define ARAVALI_CS 5
|
|
#define ARAVALI_PHYS 0x11000000
|
|
#define IDE_CS 6
|
|
#define IDE_PHYS 0x100B0000
|
|
#define ARAVALI2_CS 7
|
|
#define ARAVALI2_PHYS 0x100E0000
|
|
|
|
#if defined(CONFIG_SIBYTE_CARMEL)
|
|
#define K_GPIO_GB_IDE 9
|
|
#define K_INT_GB_IDE (K_INT_GPIO_0 + K_GPIO_GB_IDE)
|
|
#endif
|
|
|
|
|
|
#endif /* __ASM_SIBYTE_CARMEL_H */
|