4cd8c3152e
Mailbox region configuration has some changes on CN10K platform from OcteonTX2(CN9XX) platform. On CN10K platform: The DRAM region allocated to PF is enumerated as PF BAR4 memory. PF BAR4 contains AF-PF mbox region followed by its VFs mbox region. AF-PF mbox region base address is configured at RVU_AF_PFX_BAR4_ADDR PF-VF mailbox base address is configured at RVU_PF(x)_VF_MBOX_ADDR = RVU_AF_PF()_BAR4_ADDR+64KB. PF access its mbox region via BAR4, whereas VF accesses PF-VF DRAM mailboxes via BAR2 indirect access. On CN9XX platform: Mailbox region in DRAM is divided into two parts AF-PF mbox region and PF-VF mbox region i.e all PFs mbox region is contiguous similarly all VFs. The base address of the AF-PF mbox region is configured at RVU_AF_PF_BAR4_ADDR. AF-PF1 mbox address can be calculated as RVU_AF_PF_BAR4_ADDR * mbox size. This patch changes mbox initialization to support both CN9XX and CN10K platform. This patch also removes platform specific name from the PF/VF driver name to make it appropriate for all supported platforms. Signed-off-by: Srujana Challa <schalla@marvell.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
32 lines
1,014 B
C
32 lines
1,014 B
C
/* SPDX-License-Identifier: GPL-2.0-only
|
|
* Copyright (C) 2020 Marvell.
|
|
*/
|
|
|
|
#ifndef __OTX2_CPTVF_H
|
|
#define __OTX2_CPTVF_H
|
|
|
|
#include "mbox.h"
|
|
#include "otx2_cptlf.h"
|
|
|
|
struct otx2_cptvf_dev {
|
|
void __iomem *reg_base; /* Register start address */
|
|
void __iomem *pfvf_mbox_base; /* PF-VF mbox start address */
|
|
struct pci_dev *pdev; /* PCI device handle */
|
|
struct otx2_cptlfs_info lfs; /* CPT LFs attached to this VF */
|
|
u8 vf_id; /* Virtual function index */
|
|
|
|
/* PF <=> VF mbox */
|
|
struct otx2_mbox pfvf_mbox;
|
|
struct work_struct pfvf_mbox_work;
|
|
struct workqueue_struct *pfvf_mbox_wq;
|
|
void *bbuf_base;
|
|
unsigned long cap_flag;
|
|
};
|
|
|
|
irqreturn_t otx2_cptvf_pfvf_mbox_intr(int irq, void *arg);
|
|
void otx2_cptvf_pfvf_mbox_handler(struct work_struct *work);
|
|
int otx2_cptvf_send_eng_grp_num_msg(struct otx2_cptvf_dev *cptvf, int eng_type);
|
|
int otx2_cptvf_send_kvf_limits_msg(struct otx2_cptvf_dev *cptvf);
|
|
int otx2_cpt_mbox_bbuf_init(struct otx2_cptvf_dev *cptvf, struct pci_dev *pdev);
|
|
|
|
#endif /* __OTX2_CPTVF_H */
|