niansa-misc/linux
1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
Code Issues Projects Releases Packages Wiki Activity
linux/drivers/gpu/drm/amd/include/asic_reg/vcn
History
Hawking Zhang 5995a22f2e drm/amdgpu: Add vcn v5_0_0 ip headers (v5) 
v1: Add vcn v5_0_0 register offset and shift masks
    header files. (Hawking)
v2: Update vcn v5_0_0 register offset and shift masks
    header files to RE2. (Likun)
v3: Update vcn v5_0_0 register offset and shift masks
    header files to RE2.5. (Likun)
v4: Update vcn v5_0_0 register offset and shift masks
    header files to RE3. (Likun)
v5: Clean up vcn v5_0_0 ip headers. (Alex)

Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Likun Gao <Likun.Gao@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: Likun Gao <Likun.Gao@amd.com
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2024-02-12 16:10:05 -05:00
..
vcn_1_0_offset.h drm/amd/amdgpu: Add ENGINE_CNTL register to vcn10 headers 2019-03-19 15:36:48 -05:00
vcn_1_0_sh_mask.h drm/amd/amdgpu: Add ENGINE_CNTL register to vcn10 headers 2019-03-19 15:36:48 -05:00
vcn_2_0_0_offset.h drm/amdgpu: add VCN 2.0 register headers 2019-06-20 15:54:33 -05:00
vcn_2_0_0_sh_mask.h drm/amdgpu: add VCN 2.0 register headers 2019-06-20 15:54:33 -05:00
vcn_2_5_offset.h drm/amdgpu: add register definition for VCN RAS initialization 2022-11-23 10:31:31 -05:00
vcn_2_5_sh_mask.h drm/amdgpu: add register definition for VCN RAS initialization 2022-11-23 10:31:31 -05:00
vcn_2_6_0_offset.h drm/amdgpu: add vcn v2_6_0 ip headers (v3) 2021-03-10 00:01:20 -05:00
vcn_2_6_0_sh_mask.h drm/amdgpu: add vcn v2_6_0 ip headers (v3) 2021-03-10 00:01:20 -05:00
vcn_3_0_0_offset.h drm/amdgpu: add VCN3.0 register headers (v2) 2020-06-03 13:51:55 -04:00
vcn_3_0_0_sh_mask.h drm/amdgpu: add VCN 3.0 AV1 registers 2020-09-17 23:05:57 -04:00
vcn_4_0_0_offset.h drm/amdgpu: add UMSCH 4.0 register headers 2023-08-31 16:35:06 -04:00
vcn_4_0_0_sh_mask.h drm/amdgpu: add UMSCH 4.0 register headers 2023-08-31 16:35:06 -04:00
vcn_4_0_3_offset.h drm/amdgpu: Add vcn/jpeg ras err status registers 2023-06-09 09:58:12 -04:00
vcn_4_0_3_sh_mask.h drm/amdgpu: Add vcn/jpeg ras err status registers 2023-06-09 09:58:12 -04:00
vcn_4_0_5_offset.h drm/amdgpu: add vcn 4_0_5 header files 2023-08-31 16:34:25 -04:00
vcn_4_0_5_sh_mask.h drm/amdgpu: add vcn 4_0_5 header files 2023-08-31 16:34:25 -04:00
vcn_5_0_0_offset.h drm/amdgpu: Add vcn v5_0_0 ip headers (v5) 2024-02-12 16:10:05 -05:00
vcn_5_0_0_sh_mask.h drm/amdgpu: Add vcn v5_0_0 ip headers (v5) 2024-02-12 16:10:05 -05:00