cb25b11943
The QSPI flash node needs to have the required "jedec,spi-nor" in the
compatible string.
Fixes: 1df99da895 ("ARM: dts: socfpga: Enable QSPI in Arria10 devkit")
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
38 lines
723 B
Text
38 lines
723 B
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2016 Intel. All rights reserved.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "socfpga_arria10_socdk.dtsi"
|
|
|
|
&qspi {
|
|
status = "okay";
|
|
|
|
flash0: n25q00@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "micron,mt25qu02g", "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <100000000>;
|
|
|
|
m25p,fast-read;
|
|
cdns,page-size = <256>;
|
|
cdns,block-size = <16>;
|
|
cdns,read-delay = <3>;
|
|
cdns,tshsl-ns = <50>;
|
|
cdns,tsd2d-ns = <50>;
|
|
cdns,tchsh-ns = <4>;
|
|
cdns,tslch-ns = <4>;
|
|
|
|
partition@qspi-boot {
|
|
label = "Boot and fpga data";
|
|
reg = <0x0 0x2720000>;
|
|
};
|
|
|
|
partition@qspi-rootfs {
|
|
label = "Root Filesystem - JFFS2";
|
|
reg = <0x2720000 0x58E0000>;
|
|
};
|
|
};
|
|
};
|