Zhongwei 6f0bf2dbdd drm/amd/display: correct DML calc error of UrgentLatency ... [Why] The input UrgentLatency in CalculateUrgentBurstFactor of prefect check is wrong. [How] Correct to the correct one to keep same as HW formula Reviewed-by: Charlene Liu <Charlene.Liu@amd.com> Acked-by: Stylon Wang <stylon.wang@amd.com> Signed-off-by: Zhongwei <Zhongwei.Zhang@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2022-12-06 10:16:49 -05:00
..
dcn30_fpu.c	drm/amd/display: Remove FPU guards from the DML folder	2022-10-24 14:35:10 -04:00
dcn30_fpu.h	drm/amd/display: Create patch bounding box function for isolate FPU	2022-07-25 17:16:20 -04:00
display_mode_vba_30.c	drm/amd/display: correct DML calc error of UrgentLatency	2022-12-06 10:16:49 -05:00
display_mode_vba_30.h	drm/amd/display: Remove duplicate code across dcn30 and dcn31	2022-07-05 16:18:27 -04:00
display_rq_dlg_calc_30.c	drm/amd/display: Remove duplicate code across dcn30 and dcn31	2022-07-05 16:18:27 -04:00
display_rq_dlg_calc_30.h	drm/amd/display: Pass display_pipe_params_st as const in DML	2021-09-23 15:17:29 -04:00