07db5bd235
Previously, we only used PXP FW interface version-42 structures for PXP arbitration session on ADL/TGL products and version-43 for HuC authentication on DG2. That worked fine despite not differentiating such versioning of the PXP firmware interaction structures. This was okay back then because the only commands used via version 42 was not used via version 43 and vice versa. With MTL, we'll need both these versions side by side for the same commands (PXP-session) with the older platform feature support. That said, let's create separate files to define the structures and definitions for both version-42 and 43 of PXP FW interfaces. Signed-off-by: Alan Previn <alan.previn.teres.alexis@intel.com> Reviewed-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20221108045628.4187260-2-alan.previn.teres.alexis@intel.com
70 lines
2 KiB
C
70 lines
2 KiB
C
// SPDX-License-Identifier: MIT
|
|
/*
|
|
* Copyright(c) 2021-2022, Intel Corporation. All rights reserved.
|
|
*/
|
|
|
|
#include <drm/i915_drm.h>
|
|
|
|
#include "i915_drv.h"
|
|
|
|
#include "gem/i915_gem_region.h"
|
|
#include "gt/intel_gt.h"
|
|
|
|
#include "intel_pxp.h"
|
|
#include "intel_pxp_huc.h"
|
|
#include "intel_pxp_tee.h"
|
|
#include "intel_pxp_types.h"
|
|
#include "intel_pxp_cmd_interface_43.h"
|
|
|
|
int intel_pxp_huc_load_and_auth(struct intel_pxp *pxp)
|
|
{
|
|
struct intel_gt *gt = pxp_to_gt(pxp);
|
|
struct intel_huc *huc = >->uc.huc;
|
|
struct pxp43_start_huc_auth_in huc_in = {0};
|
|
struct pxp43_start_huc_auth_out huc_out = {0};
|
|
dma_addr_t huc_phys_addr;
|
|
u8 client_id = 0;
|
|
u8 fence_id = 0;
|
|
int err;
|
|
|
|
if (!pxp->pxp_component)
|
|
return -ENODEV;
|
|
|
|
huc_phys_addr = i915_gem_object_get_dma_address(huc->fw.obj, 0);
|
|
|
|
/* write the PXP message into the lmem (the sg list) */
|
|
huc_in.header.api_version = PXP_APIVER(4, 3);
|
|
huc_in.header.command_id = PXP43_CMDID_START_HUC_AUTH;
|
|
huc_in.header.status = 0;
|
|
huc_in.header.buffer_len = sizeof(huc_in.huc_base_address);
|
|
huc_in.huc_base_address = huc_phys_addr;
|
|
|
|
err = intel_pxp_tee_stream_message(pxp, client_id, fence_id,
|
|
&huc_in, sizeof(huc_in),
|
|
&huc_out, sizeof(huc_out));
|
|
if (err < 0) {
|
|
drm_err(>->i915->drm,
|
|
"Failed to send HuC load and auth command to GSC [%d]!\n",
|
|
err);
|
|
return err;
|
|
}
|
|
|
|
/*
|
|
* HuC does sometimes survive suspend/resume (it depends on how "deep"
|
|
* a sleep state the device reaches) so we can end up here on resume
|
|
* with HuC already loaded, in which case the GSC will return
|
|
* PXP_STATUS_OP_NOT_PERMITTED. We can therefore consider the GuC
|
|
* correctly transferred in this scenario; if the same error is ever
|
|
* returned with HuC not loaded we'll still catch it when we check the
|
|
* authentication bit later.
|
|
*/
|
|
if (huc_out.header.status != PXP_STATUS_SUCCESS &&
|
|
huc_out.header.status != PXP_STATUS_OP_NOT_PERMITTED) {
|
|
drm_err(>->i915->drm,
|
|
"HuC load failed with GSC error = 0x%x\n",
|
|
huc_out.header.status);
|
|
return -EPROTO;
|
|
}
|
|
|
|
return 0;
|
|
}
|