1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
linux/drivers/gpu/drm/amd/display/dc/dml/dcn20
Hamza Mahfooz 0a8c91d7b6 drm/amd/display: include soc._clock_tmp[] into DC's scratch region
Currently, we are using soc._clock_tmp[] to temporarily store and modify
data from soc.clock_limits[] before copying it back into
soc.clock_limits[] (because modifying data directly in
soc.clock_limits[] causes unintended behavior). However, this approach
has a number of downsides, such as:

	1. struct _vcs_dpi_soc_bounding_box_st's creation/destruction
	   aren't well defined (which could mean more unintended
	   behavior).
	2. Throwing "temp" varibles in structs everywhere doesn't make
	   for a particularly readable codebase.

For these reasons, we should get rid of soc._clock_tmp[] by defining a
struct scratch within struct dc that, contains within it all of the
temporary variables (including _clock_tmp[]) such that it is obvious how
they are intended to be used.

Co-authored-by: Leo Li <sunpeng.li@amd.com>
Signed-off-by: Hamza Mahfooz <hamza.mahfooz@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-08-16 18:17:31 -04:00
..
dcn20_fpu.c drm/amd/display: include soc._clock_tmp[] into DC's scratch region 2022-08-16 18:17:31 -04:00
dcn20_fpu.h drm/amd/display: Remove FPU operations from dcn201 resources 2022-07-25 17:16:08 -04:00
display_mode_vba_20.c drm/amd/display: DETBufferSizeInKbyte variable type modifications 2021-05-10 18:10:34 -04:00
display_mode_vba_20.h drm/amd/display: Add DCN2 changes to DML 2019-06-21 18:59:34 -05:00
display_mode_vba_20v2.c drm/amd/display: cleanup idents after a revert 2021-08-31 14:19:20 -04:00
display_mode_vba_20v2.h drm/amd/display: support "dummy pstate" 2019-07-18 14:27:26 -05:00
display_rq_dlg_calc_20.c drm/amdgpu/display: Remove t_srx_delay_us. 2022-01-25 17:54:23 -05:00
display_rq_dlg_calc_20.h drm/amd/display: Pass display_pipe_params_st as const in DML 2021-09-23 15:17:29 -04:00
display_rq_dlg_calc_20v2.c drm/amdgpu/display: Remove t_srx_delay_us. 2022-01-25 17:54:23 -05:00
display_rq_dlg_calc_20v2.h drm/amd/display: Pass display_pipe_params_st as const in DML 2021-09-23 15:17:29 -04:00