f5718a7265
- Upon the G2H Notify-Err-Capture event, parse through the GuC Log Buffer (error-capture-subregion) and generate one or more capture-nodes. A single node represents a single "engine- instance-capture-dump" and contains at least 3 register lists: global, engine-class and engine-instance. An internal link list is maintained to store one or more nodes. - Because the link-list node generation happen before the call to i915_gpu_codedump, duplicate global and engine-class register lists for each engine-instance register dump if we find dependent-engine resets in a engine-capture-group. - When i915_gpu_coredump calls into capture_engine, (in a subsequent patch) we detach the matching node (guc-id, LRCA, etc) from the link list above and attach it to i915_gpu_coredump's intel_engine_coredump structure when have matching LRCA/guc-id/engine-instance. Additional notes to be aware of: - GuC generates the error capture dump into the GuC log buffer but this buffer is one big log buffer with 3 independent subregions within it. Each subregion is populated with different content and used in different ways and timings but all regions operate behave as independent ring buffers. Each guc-log subregion (general-logs, crash-dump and error- capture) has it's own guc_log_buffer_state that contain independent read and write pointers. Signed-off-by: Alan Previn <alan.previn.teres.alexis@intel.com> Reviewed-by: Umesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com> Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20220321164527.2500062-11-alan.previn.teres.alexis@intel.com
95 lines
2.8 KiB
C
95 lines
2.8 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2014-2019 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _INTEL_GUC_LOG_H_
|
|
#define _INTEL_GUC_LOG_H_
|
|
|
|
#include <linux/mutex.h>
|
|
#include <linux/relay.h>
|
|
#include <linux/workqueue.h>
|
|
|
|
#include "intel_guc_fwif.h"
|
|
#include "i915_gem.h"
|
|
|
|
struct intel_guc;
|
|
|
|
#if defined(CONFIG_DRM_I915_DEBUG_GUC)
|
|
#define CRASH_BUFFER_SIZE SZ_2M
|
|
#define DEBUG_BUFFER_SIZE SZ_16M
|
|
#define CAPTURE_BUFFER_SIZE SZ_4M
|
|
#elif defined(CONFIG_DRM_I915_DEBUG_GEM)
|
|
#define CRASH_BUFFER_SIZE SZ_1M
|
|
#define DEBUG_BUFFER_SIZE SZ_2M
|
|
#define CAPTURE_BUFFER_SIZE SZ_1M
|
|
#else
|
|
#define CRASH_BUFFER_SIZE SZ_8K
|
|
#define DEBUG_BUFFER_SIZE SZ_64K
|
|
#define CAPTURE_BUFFER_SIZE SZ_16K
|
|
#endif
|
|
|
|
/*
|
|
* While we're using plain log level in i915, GuC controls are much more...
|
|
* "elaborate"? We have a couple of bits for verbosity, separate bit for actual
|
|
* log enabling, and separate bit for default logging - which "conveniently"
|
|
* ignores the enable bit.
|
|
*/
|
|
#define GUC_LOG_LEVEL_DISABLED 0
|
|
#define GUC_LOG_LEVEL_NON_VERBOSE 1
|
|
#define GUC_LOG_LEVEL_IS_ENABLED(x) ((x) > GUC_LOG_LEVEL_DISABLED)
|
|
#define GUC_LOG_LEVEL_IS_VERBOSE(x) ((x) > GUC_LOG_LEVEL_NON_VERBOSE)
|
|
#define GUC_LOG_LEVEL_TO_VERBOSITY(x) ({ \
|
|
typeof(x) _x = (x); \
|
|
GUC_LOG_LEVEL_IS_VERBOSE(_x) ? _x - 2 : 0; \
|
|
})
|
|
#define GUC_VERBOSITY_TO_LOG_LEVEL(x) ((x) + 2)
|
|
#define GUC_LOG_LEVEL_MAX GUC_VERBOSITY_TO_LOG_LEVEL(GUC_LOG_VERBOSITY_MAX)
|
|
|
|
struct intel_guc_log {
|
|
u32 level;
|
|
struct i915_vma *vma;
|
|
void *buf_addr;
|
|
struct {
|
|
bool buf_in_use;
|
|
bool started;
|
|
struct work_struct flush_work;
|
|
struct rchan *channel;
|
|
struct mutex lock;
|
|
u32 full_count;
|
|
} relay;
|
|
/* logging related stats */
|
|
struct {
|
|
u32 sampled_overflow;
|
|
u32 overflow;
|
|
u32 flush;
|
|
} stats[GUC_MAX_LOG_BUFFER];
|
|
};
|
|
|
|
void intel_guc_log_init_early(struct intel_guc_log *log);
|
|
bool intel_guc_check_log_buf_overflow(struct intel_guc_log *log, enum guc_log_buffer_type type,
|
|
unsigned int full_cnt);
|
|
unsigned int intel_guc_get_log_buffer_size(enum guc_log_buffer_type type);
|
|
size_t intel_guc_get_log_buffer_offset(enum guc_log_buffer_type type);
|
|
int intel_guc_log_create(struct intel_guc_log *log);
|
|
void intel_guc_log_destroy(struct intel_guc_log *log);
|
|
|
|
int intel_guc_log_set_level(struct intel_guc_log *log, u32 level);
|
|
bool intel_guc_log_relay_created(const struct intel_guc_log *log);
|
|
int intel_guc_log_relay_open(struct intel_guc_log *log);
|
|
int intel_guc_log_relay_start(struct intel_guc_log *log);
|
|
void intel_guc_log_relay_flush(struct intel_guc_log *log);
|
|
void intel_guc_log_relay_close(struct intel_guc_log *log);
|
|
|
|
void intel_guc_log_handle_flush_event(struct intel_guc_log *log);
|
|
|
|
static inline u32 intel_guc_log_get_level(struct intel_guc_log *log)
|
|
{
|
|
return log->level;
|
|
}
|
|
|
|
void intel_guc_log_info(struct intel_guc_log *log, struct drm_printer *p);
|
|
int intel_guc_log_dump(struct intel_guc_log *log, struct drm_printer *p,
|
|
bool dump_load_err);
|
|
|
|
#endif
|