1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
linux/drivers/gpu/drm/amd/display/dc
Aun-Ali Zaidi 30fbce3747 drm/amd/display: Force link_rate as LINK_RATE_RBR2 for 2018 15" Apple Retina panels
The eDP link rate reported by the DP_MAX_LINK_RATE dpcd register (0xa) is
contradictory to the highest rate supported reported by
EDID (0xc = LINK_RATE_RBR2). The effects of this compounded with commit
'4a8ca46bae8a ("drm/amd/display: Default max bpc to 16 for eDP")' results
in no display modes being found and a dark panel.

For now, simply force the maximum supported link rate for the eDP attached
2018 15" Apple Retina panels.

Additionally, we must also check the firmware revision since the device ID
reported by the DPCD is identical to that of the more capable 16,1,
incorrectly quirking it. We also use said firmware check to quirk the
refreshed 15,1 models with Vega graphics as they use a slightly newer
firmware version.

Tested-by: Aun-Ali Zaidi <admin@kodeit.net>
Reviewed-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Aun-Ali Zaidi <admin@kodeit.net>
Signed-off-by: Aditya Garg <gargaditya08@live.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
2022-02-02 18:35:00 -05:00
..
basics Revert "drm/amd/display: Unblank hubp based on plane visibility" 2021-02-18 16:43:10 -05:00
bios drm/amd/display: Display object info table changes 2021-11-24 14:06:52 -05:00
calcs drm/amdgpu/display: Remove t_srx_delay_us. 2022-01-25 17:54:23 -05:00
clk_mgr drm/amd/display: watermark latencies is not enough on DCN31 2022-02-02 18:35:00 -05:00
core drm/amd/display: Force link_rate as LINK_RATE_RBR2 for 2018 15" Apple Retina panels 2022-02-02 18:35:00 -05:00
dce drm/amd/display: add hdmi disable debug check 2021-12-01 16:05:16 -05:00
dce60 drm/amd/display/dc/dce60/dce60_resource: Include our own header containing prototypes 2021-01-14 13:20:21 -05:00
dce80 drm/amd/display: Return last used DRR VTOTAL from DC 2021-06-08 12:20:12 -04:00
dce100 drm/amd/display/dc/dce100/dce100_resource: Include our own header containing prototypes 2021-01-14 13:20:20 -05:00
dce110 drm/amd/display: revert "Reset fifo after enable otg" 2022-02-02 18:35:00 -05:00
dce112 drm/amd/display/dc/dce112/dce112_resource: Include our own header file containing prototypes 2021-01-14 13:20:20 -05:00
dce120 drm/amd/display: Return last used DRR VTOTAL from DC 2021-06-08 12:20:12 -04:00
dcn10 drm/amd/display: revert "Reset fifo after enable otg" 2022-02-02 18:35:00 -05:00
dcn20 drm/amd/display: revert "Reset fifo after enable otg" 2022-02-02 18:35:00 -05:00
dcn21 drm/amd/display: Changed pipe split policy to allow for multi-display pipe split 2021-12-30 08:54:44 -05:00
dcn30 drm/amd/display: revert "Reset fifo after enable otg" 2022-02-02 18:35:00 -05:00
dcn31 drm/amd/display: Fix for otg synchronization logic 2022-01-25 17:05:35 -05:00
dcn201 drm/amd/display: fix dereference before NULL check 2021-12-30 08:54:45 -05:00
dcn301 drm/amd/display: Wrap dcn301_calculate_wm_and_dlg for FPU. 2022-01-25 17:54:18 -05:00
dcn302 drm/amd/display: Changed pipe split policy to allow for multi-display pipe split 2021-12-30 08:54:44 -05:00
dcn303 drm/amd/display: Add reg defs for DCN303 2021-12-30 08:54:44 -05:00
dml drm/amdgpu/display: Remove t_srx_delay_us. 2022-01-25 17:54:23 -05:00
dsc drm/amd/display: fixed an error related to 4:2:0/4:2:2 DSC 2021-11-24 14:06:52 -05:00
gpio drm/amd/display: add cyan_skillfish display support 2021-10-04 15:22:57 -04:00
hdcp drm/amd/display: Enforce DPCD Address ranges 2021-06-15 17:25:41 -04:00
inc drm/amd/display: revert "Reset fifo after enable otg" 2022-02-02 18:35:00 -05:00
irq drm/amd/display: Revert W/A for hard hangs on DCN20/DCN21 2022-01-14 18:06:45 -05:00
virtual drm/amd/display: Fix issue with dynamic bpp change for DCN3x 2021-09-23 15:17:30 -04:00
dc.h drm/amd/display: Fix for otg synchronization logic 2022-01-25 17:05:35 -05:00
dc_bios_types.h drm/amd/display: Interface for LTTPR interop 2021-04-09 16:48:25 -04:00
dc_ddc_types.h drm/amd/display: Support for DMUB AUX 2021-03-02 14:05:41 -05:00
dc_dmub_srv.c drm/amd/display: Wait for ACK for INBOX0 HW Lock 2021-11-17 16:58:11 -05:00
dc_dmub_srv.h drm/amd/display: Wait for ACK for INBOX0 HW Lock 2021-11-17 16:58:11 -05:00
dc_dp_types.h drm/amd/display: parse and check PSR SU caps 2021-12-14 16:07:53 -05:00
dc_dsc.h drm/amd/display: move bpp range decision in decide dsc bw range function 2021-09-14 15:57:09 -04:00
dc_edid_parser.c drm/amd/display: Add Freesync HDMI support to DMCU 2021-02-02 12:11:41 -05:00
dc_edid_parser.h drm/amd/display: Add Freesync HDMI support to DMCU 2021-02-02 12:11:41 -05:00
dc_helper.c isystem: ship and use stdarg.h 2021-08-19 09:02:55 +09:00
dc_hw_types.h drm/amd/display: Add DP-HDMI FRL PCON Support in DC 2021-12-01 16:04:56 -05:00
dc_link.h drm/amd/display: get and restore link res map 2021-12-30 08:54:45 -05:00
dc_stat.h drm/amd/display: DMUB Outbound Interrupt Process-X86 2021-07-08 15:14:36 -04:00
dc_stream.h drm/amd/display: Add DP 2.0 MST DC Support 2021-10-25 21:21:08 -04:00
dc_trace.h drm/amd/display: Add control mechanism for FPU utilization 2021-08-05 21:17:59 -04:00
dc_types.h drm/amd/display: parse and check PSR SU caps 2021-12-14 16:07:53 -05:00
dm_cp_psp.h drm/amd/display: unhard code link to phy idx mapping in dc link and clean up 2022-01-07 17:21:20 -05:00
dm_event_log.h drm/amd/display: Add customizable tracing event 2018-11-30 12:02:49 -05:00
dm_helpers.h drm/amdgpu: replace drm_detect_hdmi_monitor() with drm_display_info.is_hdmi 2021-12-07 13:13:07 -05:00
dm_pp_smu.h drm/amdgpu/pm: display vcn pp dpm (v4) 2021-05-21 10:31:55 -04:00
dm_services.h drm/amd/display: Decouple amdgpu_dm_trace from service 2020-10-26 13:33:59 -04:00
dm_services_types.h drm/amd/display: Add definition for number of backlight data points 2019-12-18 16:09:08 -05:00
irq_types.h drm/amd/display: Fix for access for ddc pin and aux engine. 2021-10-06 15:52:48 -04:00
Makefile drm/amd/display: Add stub to get DPIA tunneling device data 2021-10-06 15:51:22 -04:00
os_types.h drm/amd/display: Implement DPIA training loop 2021-10-06 15:51:39 -04:00