6f0423b06a
Add register writes to enable powering up Type-C subsystem i.e. TCSS. For MeteorLake we need to request TCSS to power up and check the TCSS power state after 500 us. In addition, for PICA we need to set/clear the Type-C PHY ownnership bit when Type-C device is connected/disconnected. Reviewed-by: Matt Atwood <matthew.s.atwood@intel.com> Signed-off-by: Mika Kahola <mika.kahola@intel.com> Signed-off-by: Imre Deak <imre.deak@intel.com> Signed-off-by: Radhakrishna Sripada <radhakrishna.sripada@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20230428095433.4109054-11-mika.kahola@intel.com
50 lines
2 KiB
C
50 lines
2 KiB
C
// SPDX-License-Identifier: MIT
|
|
/*
|
|
* Copyright © 2023 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __INTEL_CX0_PHY_H__
|
|
#define __INTEL_CX0_PHY_H__
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/bitfield.h>
|
|
#include <linux/bits.h>
|
|
|
|
#include "i915_drv.h"
|
|
#include "intel_display_types.h"
|
|
|
|
struct drm_i915_private;
|
|
struct intel_encoder;
|
|
struct intel_crtc_state;
|
|
enum icl_port_dpll_id;
|
|
enum phy;
|
|
|
|
bool intel_is_c10phy(struct drm_i915_private *dev_priv, enum phy phy);
|
|
void intel_mtl_pll_enable(struct intel_encoder *encoder,
|
|
const struct intel_crtc_state *crtc_state);
|
|
void intel_mtl_pll_disable(struct intel_encoder *encoder);
|
|
enum icl_port_dpll_id
|
|
intel_mtl_port_pll_type(struct intel_encoder *encoder,
|
|
const struct intel_crtc_state *crtc_state);
|
|
void intel_c10pll_readout_hw_state(struct intel_encoder *encoder, struct intel_c10pll_state *pll_state);
|
|
int intel_cx0pll_calc_state(struct intel_crtc_state *crtc_state, struct intel_encoder *encoder);
|
|
void intel_c10pll_dump_hw_state(struct drm_i915_private *dev_priv,
|
|
const struct intel_c10pll_state *hw_state);
|
|
int intel_c10pll_calc_port_clock(struct intel_encoder *encoder,
|
|
const struct intel_c10pll_state *pll_state);
|
|
void intel_c10pll_state_verify(struct intel_atomic_state *state,
|
|
struct intel_crtc_state *new_crtc_state);
|
|
void intel_c20pll_readout_hw_state(struct intel_encoder *encoder,
|
|
struct intel_c20pll_state *pll_state);
|
|
void intel_c20pll_dump_hw_state(struct drm_i915_private *i915,
|
|
const struct intel_c20pll_state *hw_state);
|
|
int intel_c20pll_calc_port_clock(struct intel_encoder *encoder,
|
|
const struct intel_c20pll_state *pll_state);
|
|
void intel_cx0_phy_set_signal_levels(struct intel_encoder *encoder,
|
|
const struct intel_crtc_state *crtc_state);
|
|
int intel_cx0_phy_check_hdmi_link_rate(struct intel_hdmi *hdmi, int clock);
|
|
void intel_cx0_phy_ddi_vswing_sequence(struct intel_encoder *encoder,
|
|
const struct intel_crtc_state *crtc_state,
|
|
u32 level);
|
|
int intel_mtl_tbt_calc_port_clock(struct intel_encoder *encoder);
|
|
#endif /* __INTEL_CX0_PHY_H__ */
|