1
0
Fork 0
mirror of synced 2025-03-06 20:59:54 +01:00
linux/drivers/gpu/drm/amd/display/dc/dcn32
Aurabindo Pillai f7fbcf4637 drm/amd/display: change to runtime initialization for reg offsets for DCN32
DC was using compile time initialization of register addresses using
SR_* macros and their variants. These have been converted to use runtime
initialization.

The REG_STRUCT macro is a definition that is added to SR_* macros.
During initialization, this must be defined before SR_* macros are
invoked, which are in turn invoked through various IP initialization macros.

Reviewed-by: Harry Wentland <Harry.Wentland@amd.com>
Acked-by: Brian Chang <Brian.Chang@amd.com>
Signed-off-by: Aurabindo Pillai <aurabindo.pillai@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-08-25 13:34:40 -04:00
..
dcn32_dccg.c drm/amd/display: Fix dpstreamclk programming 2022-07-25 17:17:10 -04:00
dcn32_dccg.h drm/amd/display: Updates for OTG and DCCG clocks 2022-06-03 16:45:01 -04:00
dcn32_dio_link_encoder.c drm/amd/display: Fix USBC link creation 2022-06-03 16:43:38 -04:00
dcn32_dio_link_encoder.h drm/amd/display: Fix USBC link creation 2022-06-03 16:43:38 -04:00
dcn32_dio_stream_encoder.c drm/amd/display: Add callback to set dig mode 2022-07-08 18:24:18 -04:00
dcn32_dio_stream_encoder.h drm/amd/display: Add function to set pixels per cycle 2022-07-05 16:11:00 -04:00
dcn32_dpp.c drm/amd/display: add DCN32/321 specific files for Display Core 2022-06-03 16:43:37 -04:00
dcn32_dpp.h drm/amd/display: add DCN32/321 specific files for Display Core 2022-06-03 16:43:37 -04:00
dcn32_hpo_dp_link_encoder.c drm/amd/display: add DCN32/321 specific files for Display Core 2022-06-03 16:43:37 -04:00
dcn32_hpo_dp_link_encoder.h drm/amd/display: add DCN32/321 specific files for Display Core 2022-06-03 16:43:37 -04:00
dcn32_hubbub.c drm/amd/display: Various DML fixes to enable higher timings 2022-06-03 16:44:14 -04:00
dcn32_hubbub.h drm/amd/display: add missing reg defs for DCN3x HUBBUB 2022-06-21 18:17:22 -04:00
dcn32_hubp.c drm/amd/display: Cache cursor when cursor exceeds 64x64 2022-07-25 17:17:21 -04:00
dcn32_hubp.h drm/amd/display: Cache cursor when cursor exceeds 64x64 2022-07-25 17:17:21 -04:00
dcn32_hwseq.c drm/amd/display: do not compare integers of different widths 2022-08-16 18:07:54 -04:00
dcn32_hwseq.h drm/amd/display: Apply ODM 2:1 policy for single display configuration 2022-07-05 16:11:08 -04:00
dcn32_init.c drm/amd/display: Make OPTC3 function accessible to other DCN 2022-07-05 16:11:54 -04:00
dcn32_init.h drm/amd/display: add DCN32/321 specific files for Display Core 2022-06-03 16:43:37 -04:00
dcn32_mmhubbub.c drm/amd/display: add DCN32/321 specific files for Display Core 2022-06-03 16:43:37 -04:00
dcn32_mmhubbub.h drm/amd/display: add DCN32/321 specific files for Display Core 2022-06-03 16:43:37 -04:00
dcn32_mpc.c drm/amd/display: Clean up some inconsistent indenting 2022-07-28 16:05:15 -04:00
dcn32_mpc.h drm/amd/display: Prepare for new interfaces 2022-07-05 16:10:45 -04:00
dcn32_optc.c drm/amd/display: Add 16 lines margin for SubVP 2022-08-10 15:41:17 -04:00
dcn32_optc.h drm/amd/display: Updates for OTG and DCCG clocks 2022-06-03 16:45:01 -04:00
dcn32_resource.c drm/amd/display: change to runtime initialization for reg offsets for DCN32 2022-08-25 13:34:40 -04:00
dcn32_resource.h drm/amd/display: change to runtime initialization for reg offsets for DCN32 2022-08-25 13:34:40 -04:00
dcn32_resource_helpers.c drm/amd/display: Use pitch when calculating size to cache in MALL 2022-08-16 18:09:09 -04:00
Makefile drm/amd/display: Drop FPU flags from dcn32 Makefile 2022-07-25 09:31:04 -04:00